




# Power MOSFETS

## DATASHEET


---

**LM50J90DEF6A**

Dual N-Channel  
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 [sales@leadpower-semi.com](mailto:sales@leadpower-semi.com)

 (03) 6577339 FAX : (03) 6577229

 [www.leadpower-semi.com](http://www.leadpower-semi.com)





Quality Management Systems

ISO 9001:2015 Certificate

## Dual N-Channel Enhancement Mode MOSFET

### Pin Description



### Ordering Information

Symbol	Dual N-Channel	Unit
$V_{DSS}$	<b>50</b>	<b>V</b>
$R_{DS(ON)-Max}$	<b>1.9</b>	<b><math>\Omega</math></b>
$I_D$	<b>0.26</b>	<b>A</b>

### Feature

- Low  $V_{th}$  low gate drive
- ROHS Compliant & Halogen-Free
- ESD protection

### Applications

- Small signal application
- Load switch

### Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM50J90DEF6A	SOT-363	Tape & Reel	3000 / Tape & Reel	0□□□

### Absolute Maximum Ratings (T<sub>J</sub>=25°C Unless Otherwise Noted)

Symbol	Parameter	Dual N-Channel	Unit	
$V_{DSS}$	Drain-Source Voltage	50	V	
$V_{GSS}$	Gate-Source Voltage	±20		
$T_J$	Maximum Junction Temperature	150	°C	
$T_{STG}$	Storage Temperature Range	-55 to 150	°C	
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_A=25^\circ C$	0.64	A
$I_D$	Continuous Drain Current	$T_A=25^\circ C$	0.26	A
		$T_A=70^\circ C$	0.2	
$P_D$	Maximum Power Dissipation	$T_A=25^\circ C$	0.25	W
		$T_A=70^\circ C$	0.2	

### Thermal Characteristics

Symbol	Parameter	Rating	Unit	
$R_{\theta JA}^{②}$	Thermal Resistance-Junction to Ambient	Steady State	500	°C/W

Note ① : Max. current is limited by junction temperature.

Note ② : Surface Mounted on 1in<sup>2</sup> FR-4 board with 1oz.

## Dual N-Channel Electrical Characteristics (T<sub>J</sub>=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics</b>						
<b>BV<sub>DSS</sub></b>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>DS</sub> =250uA	50	-	-	V
<b>I<sub>DSS</sub></b>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V	-	-	1	uA
<b>V<sub>GS(th)</sub></b>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>DS</sub> =250uA	0.6	1.2	1.5	V
<b>I<sub>GSS</sub></b>	Gate Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±10	uA
<b>R<sub>DS(ON)</sub></b> <sup>③</sup>	Drain-Source On-state Resistance	V <sub>GS</sub> =10V, I <sub>DS</sub> =0.22A	-	1.6	1.9	Ω
		V <sub>GS</sub> =4.5V, I <sub>DS</sub> =0.19A	-	1.7	2.2	
		V <sub>GS</sub> =2.5V, I <sub>DS</sub> =0.05A	-	2	-	
<b>gfs</b>	Forward Transconductance	V <sub>DS</sub> =3V, I <sub>DS</sub> =0.11A	-	0.6	-	S
<b>Dynamic Characteristics</b> <sup>④</sup>						
<b>C<sub>iss</sub></b>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =30V, Freq.=1MHz	-	25	-	pF
<b>C<sub>oss</sub></b>	Output Capacitance		-	3.1	-	
<b>C<sub>rss</sub></b>	Reverse Transfer Capacitance		-	2.2	-	
<b>td(ON)</b>	Turn-on Delay Time	V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =0.23A, R <sub>GEN</sub> =10Ω	-	0.5	-	nS
<b>t<sub>r</sub></b>	Turn-on Rise Time		-	19.3	-	
<b>t<sub>d(OFF)</sub></b>	Turn-off Delay Time		-	26.3	-	
<b>t<sub>f</sub></b>	Turn-off Fall Time		-	22.2	-	
<b>Q<sub>g</sub></b>	Total Gate Charge	V <sub>GS</sub> =4.5V, V <sub>DS</sub> =50V I <sub>D</sub> =1A	-	0.91	-	nC
<b>Q<sub>g</sub></b>	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =1A	-	1.7	-	
<b>Q<sub>gs</sub></b>	Gate-Source Charge		-	0.3	-	
<b>Q<sub>gd</sub></b>	Gate-Drain Charge		-	0.3	-	
<b>Source-Drain Characteristics</b>						
<b>V<sub>SD</sub></b> <sup>③</sup>	Diode Forward Voltage	I <sub>SD</sub> =0.11A, V <sub>GS</sub> =0V	-	0.8	1.1	V
<b>t<sub>rr</sub></b>	Reverse Recovery Time	I <sub>F</sub> =0.11A, V <sub>GS</sub> =0	-	7.2	-	nS
<b>Q<sub>rr</sub></b>	Reverse Recovery Charge	dI <sub>F</sub> /dt=100A/μs	-	1.9	-	nC

Note ③ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ④ : Guaranteed by design, not subject to production testing.

## Dual N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12.  $R_{\theta JA}$  Transient Thermal Impedance