



Power MOSFETS

DATASHEET

LM1A120NAK8A

N-Channel
Enhancement Mode MOSFET

- Leadpower-semiconductor Corp., Ltd
- sales@leadpower-semi.com
- (03) 6577339 FAX : (03) 6577229
- www.leadpower-semi.com





Quality Management Systems
ISO 9001:2015 Certificate

LM1A120NAK8A

N-Channel Enhancement Mode MOSFET

Pin Description

PDFN5*6		Symbol	Ordering Information		
Top View	Bottom View		Symbol	N-Channel	Unit
			V_{DSS}	100	V
			$R_{DS(ON)-Max}$	11.5	mΩ
			I_D	50	A

Feature

- Fast switching speed
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and Rg Tested

Applications

- Portable Equipment
- Battery Powered System

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM1A120NAK8A	PDFN5*6	Tape & Reel	5000 / Tape & Reel	1A120 

Note :  = Lot Code

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit
V_{DSS}	Drain-Source Voltage	100	V
V_{GSS}	Gate-Source Voltage	± 20	
T_J	Maximum Junction Temperature	150	°C
T_{STG}	Storage Temperature Range	-55 to 150	°C
$I_{DM}^{(1)}$	Pulse Drain Current Tested	$T_c=25^\circ\text{C}$	A
I_D	Continuous Drain Current	$T_c=25^\circ\text{C}$	A
		$T_c=100^\circ\text{C}$	
P_D	Maximum Power Dissipation	$T_c=25^\circ\text{C}$	W
		$T_c=100^\circ\text{C}$	
$I_{AS}^{(2)}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$	A
$E_{AS}^{(2)}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	2.5 °C/W
$R_{\theta JA}^{(3)}$	Thermal Resistance-Junction to Ambient	Steady State	50 °C/W

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.

LM1A120NAK8A

N-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{DS}}=250\mu\text{A}$	100	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}}=80\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{DS}}=250\mu\text{A}$	1	2	3	V
I_{GSS}	Gate Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
$R_{\text{DS(ON)}}^{\circledast}$	Drain-Source On-state Resistance	$V_{\text{GS}}=10\text{V}, I_{\text{DS}}=20\text{A}$	-	9.5	11.5	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{DS}}=10\text{A}$	-	13	17	
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}, I_{\text{DS}}=20\text{A}$	-	3.2	-	S
Dynamic Characteristics [®]						
R_{G}	Gate Resistance	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=0\text{V},$ $\text{Freq.}=1\text{MHz}$	-	2.3	-	Ω
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V},$ $V_{\text{DS}}=50\text{V},$ $\text{Freq.}=1\text{MHz}$	-	1464	-	pF
C_{oss}	Output Capacitance		-	294	-	
C_{rss}	Reverse Transfer Capacitance		-	15	-	
$t_{\text{d(ON)}}$	Turn-on Delay Time	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=50\text{V},$ $I_{\text{D}}=1\text{A}, R_{\text{GEN}}=6\Omega$	-	8.8	-	nS
t_{r}	Turn-on Rise Time		-	26.5	-	
$t_{\text{d(OFF)}}$	Turn-off Delay Time		-	23.5	-	
t_{f}	Turn-off Fall Time		-	22	-	
Q_{g}	Total Gate Charge	$V_{\text{GS}}=4.5\text{V}, V_{\text{DS}}=50\text{V}$ $I_{\text{D}}=20\text{A}$	-	18.4	-	nC
Q_{g}	Total Gate Charge	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=50\text{V},$ $I_{\text{D}}=20\text{A}$	-	32.5	-	
Q_{gs}	Gate-Source Charge		-	4.7	-	
Q_{gd}	Gate-Drain Charge		-	9.7	-	
Source-Drain Characteristics						
$V_{\text{SD}}^{\circledast}$	Diode Forward Voltage	$I_{\text{SD}}=20\text{A}, V_{\text{GS}}=0\text{V}$	-	0.85	1.1	V
t_{rr}	Reverse Recovery Time	$I_{\text{F}}=20\text{A}, V_{\text{R}}=50\text{V}$	-	43.2	-	nS
Q_{rr}	Reverse Recovery Charge	$dI_{\text{F}}/dt=100\text{A}/\mu\text{s}$	-	63.8	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

LM1A120NAK8A

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance






Figure 6. Source-Drain Diode Forward


LM1A120NAK8A




V_{DS} - Drain - Source Voltage (V)
Figure 7. Capacitance




Q_g , Total Gate Charge (nC)
Figure 8. Gate Charge Characteristics




T_j - Junction Temperature (°C)
Figure 9. Power Dissipation



T_j - Junction Temperature (°C)
Figure 10. Drain Current



V_{DS} - Drain-Source Voltage (V)
Figure 11. Safe Operating Area



t , Square Wave Pulse Duration(s)
Figure 12. $R_{\theta JC}$ Transient Thermal Impedance