





Power MOSFETS

DATASHEET


LM20A12PLQ8A

P-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems


ISO 9001:2015 Certificate

LM20A12PLQ8A



P-Channel Enhancement Mode MOSFET

Pin Description



Ordering Information

Symbol	P-Channel	Unit
V_{DSS}	-20	V
$R_{DS(ON)-Max}$	112	m Ω
I_D	-2.7	A

Feature

- Lower Q_g and Q_{gd}
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS Tested

Applications

- Portable Equipment
- Battery Powered System

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM20A12PLQ8A	SOP-8L	Tape & Reel	3000 / Tape & Reel	20A12 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	P-Channel	Unit	
V_{DSS}	Drain-Source Voltage	-20	V	
V_{GSS}	Gate-Source Voltage	± 12		
T_J	Maximum Junction Temperature	150	$^\circ\text{C}$	
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$	
$I_{DM}^{(1)}$	Pulse Drain Current Tested	$T_A=25^\circ\text{C}$	-6.6	A
I_D	Continuous Drain Current	$T_A=25^\circ\text{C}$	-2.7	A
		$T_A=70^\circ\text{C}$	-2.1	
P_D	Maximum Power Dissipation	$T_A=25^\circ\text{C}$	1.3	W
		$T_A=70^\circ\text{C}$	0.8	
$I_{AS}^{(2)}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$	-11.8	A
$E_{AS}^{(2)}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$	7	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit	
$R_{\theta JA}^{(3)}$	Thermal Resistance-Junction to Ambient	Steady State	100	$^\circ\text{C/W}$

Note ① : Max. current is limited by junction temperature.

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150 $^\circ\text{C}$

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.

LM20A12PLQ8A



P-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250uA	-20	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-16V, V _{GS} =0V	-	-	-1	uA
V_{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =-250uA	-0.35	-0.6	-1	V
I_{GSS}	Gate Leakage Current	V _{GS} =±12V, V _{DS} =0V	-	-	±100	nA
R_{DS(ON)}^④	Drain-Source On-state Resistance	V _{GS} =-4.5V, I _{DS} =-1.5A	-	95	112	mΩ
		V _{GS} =-2.5V, I _{DS} =-1.5A	-	124	161	
		V _{GS} =-1.8V, I _{DS} =-1A	-	160	240	
gfs	Forward Transconductance	V _{DS} =-5V, I _{DS} =-1.5A	-	5	-	S
Dynamic Characteristics^⑤						
R_G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Freq.=1MHz	-	9	-	Ω
C_{ISS}	Input Capacitance	V _{GS} =0V, V _{DS} =-10V, Freq.=1MHz	-	304	-	pF
C_{OSS}	Output Capacitance		-	37	-	
C_{RSS}	Reverse Transfer Capacitance		-	33	-	
td(ON)	Turn-on Delay Time	V _{GS} =-4.5V, V _{DS} =-10V, I _D =-1A, R _{GEN} =6Ω	-	1.2	-	nS
t_r	Turn-on Rise Time		-	24	-	
t_{d(OFF)}	Turn-off Delay Time		-	23	-	
t_f	Turn-off Fall Time		-	16	-	
Q_g	Total Gate Charge	V _{GS} =-2.5V, V _{DS} =-10V I _D =-1.5A	-	2.8	-	nC
Q_g	Total Gate Charge	V _{GS} =-4.5V, V _{DS} =-10V, I _D =-1.5A	-	4.9	-	
Q_{gs}	Gate-Source Charge		-	0.8	-	
Q_{gd}	Gate-Drain Charge		-	1.1	-	
Source-Drain Characteristics						
V_{SD}^④	Diode Forward Voltage	I _{SD} =-2A, V _{GS} =0V	-	-0.9	-1.1	V
t_{rr}	Reverse Recovery Time	I _F =-3A, V _R =0	-	30	-	nS
Q_{rr}	Reverse Recovery Charge	di _F /dt=100A/μs	-	4	-	nC

Note ④ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ⑤ : Guaranteed by design, not subject to production testing.

P-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward

LM20A12PLQ8A




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JA}$ Transient Thermal Impedance