




# Power MOSFETS


## DATASHEET


---

**LM30110PAQ8A**

P-Channel  
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 [sales@leadpower-semi.com](mailto:sales@leadpower-semi.com)

 (03) 6577339 FAX : (03) 6577229

 [www.leadpower-semi.com](http://www.leadpower-semi.com)



Quality Management Systems


ISO 9001:2015 Certificate

# LM30110PAQ8A



## P-Channel Enhancement Mode MOSFET

### Pin Description



### Ordering Information

Symbol	P-Channel	Unit
$V_{DSS}$	-30	V
$R_{DS(ON)-Max}$	11	m $\Omega$
$I_D$	-10	A

### Feature

- Lower  $R_{DS(ON)}$  to Minimize Conduction Losses
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS Tested

### Applications

- DC/DC Converter
- Power Management
- Load Switch

### Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30110PAQ8A	SOP-8L	Tape & Reel	3000 / Tape & Reel	30110 □□□□□□

Note : □□□□□□ = Lot Code

### Absolute Maximum Ratings (T<sub>J</sub>=25°C Unless Otherwise Noted)

Symbol	Parameter	P-Channel	Unit	
$V_{DSS}$	Drain-Source Voltage	-30	V	
$V_{GSS}$	Gate-Source Voltage	±20		
$T_J$	Maximum Junction Temperature	150	°C	
$T_{STG}$	Storage Temperature Range	-55 to 150	°C	
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_A=25^\circ C$	-25	A
$I_D$	Continuous Drain Current	$T_A=25^\circ C$	-10	A
		$T_A=70^\circ C$	-8	
$P_D$	Maximum Power Dissipation	$T_A=25^\circ C$	1.7	W
		$T_A=70^\circ C$	1.1	
$I_{AS}^{②}$	Avalanche Current, Single pulse	L=0.1mH	-29	A
$E_{AS}^{②}$	Avalanche Energy, Single pulse	L=0.1mH	42	mJ

### Thermal Characteristics

Symbol	Parameter	Rating	Unit	
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	t≤10s	30	°C/W
		Steady State	75	°C/W

Note ① : Max. current is limited by junction temperature.

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in<sup>2</sup> FR-4 board with 1oz.


## P-Channel Electrical Characteristics (T<sub>J</sub>=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics</b>						
<b>BV<sub>DSS</sub></b>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>DS</sub> =-250uA	-30	-	-	V
<b>I<sub>DSS</sub></b>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V	-	-	-1	uA
<b>V<sub>GS(th)</sub></b>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>DS</sub> =-250uA	-1	-1.5	-2.2	V
<b>I<sub>GSS</sub></b>	Gate Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>R<sub>DS(ON)</sub></b> <sup>④</sup>	Drain-Source On-state Resistance	V <sub>GS</sub> =-10V, I <sub>DS</sub> =-12A	-	9	11	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>DS</sub> =-10A	-	11	15	
<b>gfs</b>	Forward Transconductance	V <sub>DS</sub> =-5V, I <sub>DS</sub> =-10A	-	30	-	S
<b>Dynamic Characteristics</b> <sup>⑤</sup>						
<b>R<sub>G</sub></b>	Gate Resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, Freq.=1MHz	-	9.5	-	Ω
<b>C<sub>iss</sub></b>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =-15V, Freq.=1MHz	-	2550	-	pF
<b>C<sub>oss</sub></b>	Output Capacitance					
<b>C<sub>rss</sub></b>	Reverse Transfer Capacitance					
<b>td(ON)</b>	Turn-on Delay Time	V <sub>GS</sub> =-10V, V <sub>DS</sub> =-15V, I <sub>D</sub> =-1A, R <sub>GEN</sub> =6Ω	-	18	-	nS
<b>t<sub>r</sub></b>	Turn-on Rise Time					
<b>t<sub>d(OFF)</sub></b>	Turn-off Delay Time					
<b>t<sub>f</sub></b>	Turn-off Fall Time					
<b>Q<sub>g</sub></b>	Total Gate Charge	V <sub>GS</sub> =-4.5V, V <sub>DS</sub> =-25V, I <sub>D</sub> =-12A	-	33.0	-	nC
<b>Q<sub>g</sub></b>	Total Gate Charge	V <sub>GS</sub> =-10V, V <sub>DS</sub> =-25V, I <sub>D</sub> =-12A	-	62.0	-	
<b>Q<sub>gs</sub></b>	Gate-Source Charge		-	8.8	-	
<b>Q<sub>gd</sub></b>	Gate-Drain Charge		-	16	-	
<b>Source-Drain Characteristics</b>						
<b>V<sub>SD</sub></b> <sup>④</sup>	Diode Forward Voltage	I <sub>SD</sub> =-1A, V <sub>GS</sub> =0V	-	-0.7	-1.1	V
<b>t<sub>rr</sub></b>	Reverse Recovery Time	I <sub>F</sub> =-5A, V <sub>R</sub> =-10V	-	20	-	nS
<b>Q<sub>rr</sub></b>	Reverse Recovery Charge	dI <sub>F</sub> /dt=100A/μs	-	10	-	nC


Note ④ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ⑤ : Guaranteed by design, not subject to production testing.


## P-Channel Typical Characteristics




$-V_{DS}$  - Drain - Source Voltage (V)  
Figure 1. Output Characteristics




$-I_D$  - Drain Current (A)  
Figure 2. On-Resistance vs. ID




$-V_{GS}$  - Gate - Source Voltage (V)  
Figure 3. On-Resistance vs. VGS



$T_j$ , Junction Temperature(°C)  
Figure 4. Gate Threshold Voltage




$T_j$ , Junction Temperature(°C)  
Figure 5. Drain-Source On Resistance




$-V_{SD}$ , Source-Drain Voltage(V)  
Figure 6. Source-Drain Diode Forward


# LM30110PAQ8A




$-V_{DS}$  - Drain - Source Voltage (V)  
Figure 7. Capacitance



$Q_g$ , Total Gate Charge (nC)  
Figure 8. Gate Charge Characteristics



$T_j$  - Junction Temperature (°C)  
Figure 9. Power Dissipation



$T_j$  - Junction Temperature (°C)  
Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12.  $R_{\theta JA}$  Transient Thermal Impedance