Power MOSFETS

DATASHEET

LM1CD40NAI8A

N-Channel

Enhancement Mode MOSFET

Leadpower-semiconductor Corp., Ltd

sales@leadpower-semi.com

(03) 6577339 FAX：(03) 6577229

www.leadpower-semi.com

Quality Management Systems

ISO 9001:2015 Certificate

LM1CD40NAI8A

N-Channel Enhancement Mode MOSFET

Pin Description

PDFN3.3*3.3	Symbol
Top View Bottom View 	

Product Summary

Symbol	N-Channel	Unit
V_{DSS}	120	V
$R_{DS(ON)\text{-}Max}$	440	mΩ
ID	5.3	A

Feature

- Fast switching speed
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and Rg Tested

Applications

- Power Management in DC/DC Converters
- Motor control
- Disconnect switches

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM1CD40NAI8A	PDFN3.3*3.3	Tape & Reel	5000 / Tape & Reel	1CD40 □□□□□□

Note：□□□□□□ = Lot Code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter		N-Channel	Unit
V_{DSS}	Drain-Source Voltage		120	V
V_{GSS}	Gate-Source Voltage		±20	
T_J	Maximum Junction Temperature		150	°C
T_{STG}	Storage Temperature Range		-55 to 150	°C
I_S	Diode Continuous Forward Current	T_C=25°C	11.4	A
I_{DM}①	Pulse Drain Current Tested	T_C=25°C	13.3	A
I_D	Continuous Drain Current	T_C=25°C	5.3	A
		T_C=100°C	3.4	
P_D	Maximum Power Dissipation	T_C=25°C	12.5	W
		T_C=100°C	5.0	
I_D	Continuous Drain Current	T_A=25°C	1.9	A
		T_A=70°C	1.5	
P_D	Maximum Power Dissipation	T_A=25°C	1.6	W
		T_A=70°C	1.0	
I_{AS}②	Avalanche Current, Single pulse	L=0.1mH	2.5	A
		L=0.5mH	2	
E_{AS}②	Avalanche Energy, Single pulse	L=0.1mH	0.3	mJ
		L=0.5mH	1	

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	10	°C/W
$R_{\theta JA}$③	Thermal Resistance-Junction to Ambient	Steady State	80	°C/W

Note ①：Max. current is limited by junction temperature

Note ②：UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③：Surface Mounted on 1in^2 FR-4 board with 1oz

N-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS}=0V, I_{DS}=250uA	120	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS}=96V, V_{GS}=0V	-	-	1	uA
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=V_{GS}, I_{DS}=250uA	1	2	3	V
I_{GSS}	Gate Leakage Current	V_{GS}=±20V, V_{DS}=0V	-	-	±100	nA
$R_{DS(ON)}$④	Drain-Source On-state Resistance	V_{GS}=10V, I_{DS}=1A	-	390	440	mΩ
		V_{GS}=4.5V, I_{DS}=0.5A	-	400	495	
gfs	Forward Transconductance	V_{DS}=10V, I_{DS}=0.2A		1	-	S
Dynamic Characteristics ⑤						
R_G	Gate Resistance	V_{GS}=0V,V_{DS}=0V, Freq.=1MHz	-	4	-	Ω
C_{iss}	Input Capacitance	V_{GS}=0V, V_{DS}=60V, Freq.=1MHz	-	233	-	pF
C_{oss}	Output Capacitance		-	14	-	
C_{rss}	Reverse Transfer Capacitance		-	9	-	
$td_{(ON)}$	Turn-on Delay Time	V_{GS}=10V,V_{DS}=25V, I_D=1A,R_{GEN}=1Ω	-	4.3	-	nS
t_r	Turn-on Rise Time		-	2.6	-	
$t_{d(OFF)}$	Turn-off Delay Time		-	10.9	-	
t_f	Turn-off Fall Time		-	11.7	-	
Q_g	Total Gate Charge	V_{GS}=4.5V,V_{DS}=60V I_D=1A	-	2.5	-	nC
Q_g	Total Gate Charge	V_{GS}=10V,V_{DS}=60V, I_D=1A	-	5.4	-	
Q_{gs}	Gate-Source Charge		-	1.1	-	
Q_{gd}	Gate-Drain Charge		-	0.7	-	
Source-Drain Characteristics						
V_{SD}④	Diode Forward Voltage	I_{SD}=0.5A, V_{GS}=0V	-	0.75	1.1	V
t_{rr}	Reverse Recovery Time	I_F=1A, V_R=60V dI$_F$/dt=100A/μs	-	20.1	-	nS
Q_{rr}	Reverse Recovery Charge		-	14.6	-	nC

Note ④：Pulse test (pulse width≤300us, duty cycle≤2%).
Note ⑤：Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics



Figure 1. Output Characteristics



Figure 2. On-Resistance vs. ID



Figure 3. On-Resistance vs. VGS



Figure 4. Gate Threshold Voltage



Figure 5. Drain-Source On Resistance



Figure 6. Source-Drain Diode Forward



Figure 7. Capacitance



Figure 8. Gate Charge Characteristics



Figure 9. Power Dissipation



Figure 10. Drain Current



Figure 11. Safe Operating Area



Figure 12. RθJC Transient Thermal Impedance