





Power MOSFETS


DATASHEET

LM20F40PGB3A

P-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems



ISO 9001:2015 Certificate

LM20F40PGB3A



P-Channel Enhancement Mode MOSFET

Pin Description



Ordering Information

Symbol	N-Channel	Unit
V_{DSS}	-20	V
$R_{DS(ON)-Max}$	580	mΩ
I_D	-0.51	A

Feature

- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- ESD Protection

Applications

- Small Signal Switch
- Load Switch

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM20F40PGB3A	SOT-723	Tape & Reel	8000 / Tape & Reel	2□

Note : □ = Lot Code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	P-Channel	Unit	
V_{DSS}	Drain-Source Voltage	-20	V	
V_{GSS}	Gate-Source Voltage	±12		
T_J	Maximum Junction Temperature	150	°C	
T_{STG}	Storage Temperature Range	-55 to 150	°C	
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_A=25^{\circ}C$	-1.27	A
I_D	Continuous Drain Current	$T_A=25^{\circ}C$	-0.51	A
		$T_A=70^{\circ}C$	-0.32	
P_D	Maximum Power Dissipation	$T_A=25^{\circ}C$	0.15	W
		$T_A=70^{\circ}C$	0.1	

Thermal Characteristics

Symbol	Parameter	Rating	Unit	
$R_{\theta JA}^{②}$	Thermal Resistance-Junction to Ambient	Steady State	833	°C/W

Note ① : Max. current is limited by junction temperature.

Note ② : Surface Mounted on 1in² FR-4 board with 1oz.


P-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250uA	-20	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-16V, V _{GS} =0V	-	-	-1	uA
V_{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =-250uA	-0.5	-0.75	-1	V
I_{GSS}	Gate Leakage Current	V _{GS} =±12V, V _{DS} =0V	-	-	±10	uA
R_{DS(ON)} ^③	Drain-Source On-state Resistance	V _{GS} =-4.5V, I _{DS} =-550mA	-	482	580	mΩ
		V _{GS} =-2.5V, I _{DS} =-450mA	-	666	865	
		V _{GS} =-1.8V, I _{DS} =-350mA	-	1037	1566	
gfs	Forward Transconductance	V _{DS} =-5V, I _{DS} =-550mA	-	1	-	S
Dynamic Characteristics ^④						
C_{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-10V, Freq.=1MHz	-	58	-	pF
C_{oss}	Output Capacitance		-	5.7	-	
C_{rss}	Reverse Transfer Capacitance		-	4.4	-	
td(ON)	Turn-on Delay Time	V _{GS} =-4.5V, V _{DS} =-10V, I _D =-1A, R _{GEN} =3Ω	-	0.4	-	uS
t_r	Turn-on Rise Time		-	0.03	-	
t_{d(OFF)}	Turn-off Delay Time		-	0.04	-	
t_f	Turn-off Fall Time		-	1.1	-	
Q_g	Total Gate Charge	V _{GS} =-2.5V, V _{DS} =-10V I _D =-0.55A	-	0.6	-	nC
Q_g	Total Gate Charge	V _{GS} =-4.5V, V _{DS} =-10V, I _D =-0.55A	-	1	-	
Q_{gs}	Gate-Source Charge		-	0.17	-	
Q_{gd}	Gate-Drain Charge		-	0.18	-	
Source-Drain Characteristics						
V_{SD} ^③	Diode Forward Voltage	I _{SD} =-0.55A, V _{GS} =0V	-	-0.75	-1.1	V


Note ③ : Pulse test (pulse width ≤ 300us, duty cycle ≤ 2%).

Note ④ : Guaranteed by design, not subject to production testing.


P-Channel Typical Characteristics




-V_{DS} - Drain - Source Voltage (V)
Figure 1. Output Characteristics




-ID - Drain Current (A)
Figure 2. On-Resistance vs. ID




-V_{GS} - Gate - Source Voltage (V)
Figure 3. On-Resistance vs. VGS



T_j, Junction Temperature(°C)
Figure 4. Gate Threshold Voltage




T_j, Junction Temperature(°C)
Figure 5. Drain-Source On Resistance




-V_{SD}, Source-Drain Voltage(V)
Figure 6. Source-Drain Diode Forward


LM20F40PGB3A




$-V_{DS}$ - Drain - Source Voltage (V)
Figure 7. Capacitance



Qg, Total Gate Charge (nC)
Figure 8. Gate Charge Characteristics



T_A - Ambient Temperature (°C)
Figure 9. Power Dissipation



T_A - Ambient Temperature (°C)
Figure 10. Drain Current





Figure 11. Safe Operating Area



t_1 , Square Wave Pulse Duration(s)
Figure 12. $R_{\theta JA}$ Transient Thermal Impedance