



# Power MOSFETS

## DATASHEET

---

**LM30040NAI8A**

N-Channel  
Enhancement Mode MOSFET

- Leadpower-semiconductor Corp., Ltd
- sales@leadpower-semi.com
- (03) 6577339 FAX : (03) 6577229
- [www.leadpower-semi.com](http://www.leadpower-semi.com)






Quality Management Systems  
ISO 9001:2015 Certificate

# LM30040NAI8A

## N-Channel Enhancement Mode MOSFET

### Pin Description

### Product Summary

PDFN3.3*3.3		Symbol	Symbol	N-Channel	Unit	
Top View	Bottom View					
				V <sub>DSS</sub>	30	V
				R <sub>DS(ON)-Max</sub>	4	mΩ
				I <sub>D</sub>	71	A

### Feature

- Lower Q<sub>g</sub> and Q<sub>gd</sub> for high-speed switching
- Lower R<sub>DS(ON)</sub> to Minimize Conduction Losses
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and R<sub>g</sub> Tested

### Applications

- Power Management in Notebook Computer, Portable Equipment and Battery Powered Systems

### Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30040NAI8A	PDFN3.3*3.3	Tape & Reel	5000 / Tape & Reel	30040 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>

Note :      = Lot Code

### Absolute Maximum Ratings (T<sub>J</sub>=25°C Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit
V <sub>DSS</sub>	Drain-Source Voltage	30	V
V <sub>GSS</sub>	Gate-Source Voltage	±20	
T <sub>J</sub>	Maximum Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	°C
I <sub>DM</sub>	Pulse Drain Current Tested	T <sub>c</sub> =25°C 255	A
I <sub>D</sub>	Continuous Drain Current	T <sub>c</sub> =25°C 71 <sup>①</sup> T <sub>c</sub> =100°C 65	A
P <sub>D</sub>	Maximum Power Dissipation	T <sub>c</sub> =25°C 42 T <sub>c</sub> =100°C 16.7	W
I <sub>D</sub>	Continuous Drain Current	T <sub>A</sub> =25°C 20 T <sub>A</sub> =70°C 16	A
P <sub>D</sub>	Maximum Power Dissipation	T <sub>A</sub> =25°C 1.6 T <sub>A</sub> =70°C 1.0	W
I <sub>AS</sub> <sup>②</sup>	Avalanche Current, Single pulse	L=0.1mH 31 L=0.5mH 17	A
E <sub>AS</sub> <sup>②</sup>	Avalanche Energy, Single pulse	L=0.1mH 48 L=0.5mH 72	mJ

### Thermal Characteristics

Symbol	Parameter	Rating	Unit
R <sub>θJC</sub>	Thermal Resistance-Junction to Case	Steady State 3	°C/W
R <sub>θJA</sub> <sup>③</sup>	Thermal Resistance-Junction to Ambient	Steady State 80	°C/W

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in<sup>2</sup> FR-4 board with 1oz.

# LM30040NAI8A

## N-Channel Electrical Characteristics ( $T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics</b>						
<b><math>\text{BV}_{\text{DSS}}</math></b>	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{DS}}=250\mu\text{A}$	30	-	-	V
<b><math>I_{\text{DSS}}</math></b>	Zero Gate Voltage Drain Current	$V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
<b><math>V_{\text{GS(th)}}</math></b>	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{DS}}=250\mu\text{A}$	1	1.5	2	V
<b><math>I_{\text{GSS}}</math></b>	Gate Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	$\text{nA}$
<b><math>R_{\text{DS(ON)}}^{\circledast}</math></b>	Drain-Source On-state Resistance	$V_{\text{GS}}=10\text{V}, I_{\text{DS}}=20\text{A}$	-	3.5	4	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{DS}}=10\text{A}$	-	4.5	6	
<b><math>g_{\text{fs}}</math></b>	Forward Transconductance	$V_{\text{DS}}=5\text{V}, I_{\text{DS}}=20\text{A}$	-	28	-	S
<b>Dynamic Characteristics <sup>®</sup></b>						
<b><math>R_{\text{G}}</math></b>	Gate Resistance	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=0\text{V},$ $\text{Freq.}=1\text{MHz}$	-	1	-	$\Omega$
<b><math>C_{\text{iss}}</math></b>	Input Capacitance	$V_{\text{GS}}=0\text{V},$ $V_{\text{DS}}=15\text{V},$ $\text{Freq.}=1\text{MHz}$	-	2435	-	$\text{pF}$
<b><math>C_{\text{oss}}</math></b>	Output Capacitance		-	308	-	
<b><math>C_{\text{rss}}</math></b>	Reverse Transfer Capacitance		-	259	-	
<b><math>t_{\text{d(ON)}}</math></b>	Turn-on Delay Time	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=15\text{V},$ $I_{\text{D}}=1\text{A}, R_{\text{GEN}}=3\Omega$	-	10.3	-	$\text{nS}$
<b><math>t_{\text{r}}</math></b>	Turn-on Rise Time		-	17.6	-	
<b><math>t_{\text{d(OFF)}}</math></b>	Turn-off Delay Time		-	43.2	-	
<b><math>t_{\text{f}}</math></b>	Turn-off Fall Time		-	31.7	-	
<b><math>Q_{\text{g}}</math></b>	Total Gate Charge	$V_{\text{GS}}=4.5\text{V}, V_{\text{DS}}=15\text{V}$ $I_{\text{D}}=20\text{A}$	-	33	-	$\text{nC}$
<b><math>Q_{\text{g}}</math></b>	Total Gate Charge	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=15\text{V},$ $I_{\text{D}}=20\text{A}$	-	62	-	
<b><math>Q_{\text{gs}}</math></b>	Gate-Source Charge		-	10.2	-	
<b><math>Q_{\text{gd}}</math></b>	Gate-Drain Charge		-	16	-	
<b>Source-Drain Characteristics</b>						
<b><math>V_{\text{SD}}^{\circledast}</math></b>	Diode Forward Voltage	$I_{\text{SD}}=1\text{A}, V_{\text{GS}}=0\text{V}$	-	0.75	1.1	V
<b><math>t_{\text{rr}}</math></b>	Reverse Recovery Time	$I_{\text{F}}=1\text{A}, V_{\text{R}}=0\text{V}$	-	20	-	nS
<b><math>Q_{\text{rr}}</math></b>	Reverse Recovery Charge	$dI_{\text{F}}/dt=100\text{A}/\mu\text{s}$	-	12	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu\text{s}$ , duty cycle $\leq 2\%$ ).

Note ⑤ : Guaranteed by design, not subject to production testing.

# LM30040NAI8A

## N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward

# LM30040NAI8A




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12.  $R_{θJC}$  Transient Thermal Impedance