



Power MOSFETS

DATASHEET

LM30072PAO2A

P-Channel
Enhancement Mode MOSFET

- Leadpower-semiconductor Corp., Ltd
- sales@leadpower-semi.com
- (03) 6577339 FAX : (03) 6577229
- www.leadpower-semi.com



Quality Management Systems
ISO 9001:2015 Certificate

LM30072PAO2A

P-Channel Enhancement Mode MOSFET

Pin Description

TO-252-2L (TOP view)	Symbol	Symbol	P-Channel	Unit
			V_{DSS}	-30
			$R_{DS(ON)-Max}$	8
			I_D	-88

Feature

- Low Rdson application
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS Tested

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30072PAO2A	TO-252-2L	Tape & Reel	3000 / Tape & Reel	30072 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>

Note : = Lot Code

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	P-Channel	Unit
V_{DSS}	Drain-Source Voltage	-30	V
V_{GSS}	Gate-Source Voltage	± 20	
T_J	Maximum Junction Temperature	150	$^\circ\text{C}$
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
I_S	Diode Continuous Forward Current	$T_c=25^\circ\text{C}$	A
$I_{DM}^{\text{(1)}}$	Pulse Drain Current Tested	$T_c=25^\circ\text{C}$	A
I_D	Continuous Drain Current	$T_c=25^\circ\text{C}$	A
		$T_c=100^\circ\text{C}$	
P_D	Maximum Power Dissipation	$T_c=25^\circ\text{C}$	W
		$T_c=100^\circ\text{C}$	
I_D	Continuous Drain Current	$T_A=25^\circ\text{C}$	A
		$T_A=70^\circ\text{C}$	
P_D	Maximum Power Dissipation	$T_A=25^\circ\text{C}$	W
		$T_A=70^\circ\text{C}$	
$I_{AS}^{\text{(2)}}$	Avalanche Current, Single pulse	L=0.1mH	A
		L=0.5mH	
$E_{AS}^{\text{(2)}}$	Avalanche Energy, Single pulse	L=0.1mH	mJ
		L=0.5mH	

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	2	$^\circ\text{C}/\text{W}$
$R_{\theta JA}^{\text{(3)}}$	Thermal Resistance-Junction to Ambient	62.5	$^\circ\text{C}/\text{W}$

Note ① : Max. current is limited by junction temperature

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C.

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.

LM30072PAO2A

P-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{DS}}=-250\mu\text{A}$	-30	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}}=-24\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-1	μA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{DS}}=-250\mu\text{A}$	-1	-1.5	-2	V
I_{GSS}	Gate Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
$R_{\text{DS(ON)}}^{\circledast}$	Drain-Source On-state Resistance	$V_{\text{GS}}=-10\text{V}, I_{\text{DS}}=-12\text{A}$	-	6.5	8	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{DS}}=-9\text{A}$	-	8.2	10.7	
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-5\text{V}, I_{\text{DS}}=-12\text{A}$	-	35	-	S
Dynamic Characteristics [®]						
R_{G}	Gate Resistance	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=0\text{V},$ $\text{Freq.}=1\text{MHz}$	-	11	-	Ω
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V},$ $V_{\text{DS}}=-15\text{V},$ $\text{Freq.}=1\text{MHz}$	-	4435	-	pF
C_{oss}	Output Capacitance		-	500	-	
C_{rss}	Reverse Transfer Capacitance		-	378	-	
$t_{\text{d(ON)}}$	Turn-on Delay Time	$V_{\text{GS}}=-10\text{V}, V_{\text{DS}}=-15\text{V},$ $I_{\text{D}}=-1\text{A}, R_{\text{GEN}}=3\Omega$	-	51	-	nS
t_{r}	Turn-on Rise Time		-	40	-	
$t_{\text{d(OFF)}}$	Turn-off Delay Time		-	77	-	
t_{f}	Turn-off Fall Time		-	56	-	
Q_{g}	Total Gate Charge	$V_{\text{GS}}=-4.5\text{V}, V_{\text{DS}}=-15\text{V}$ $I_{\text{D}}=-10\text{A}$	-	42	-	nC
Q_{g}	Total Gate Charge	$V_{\text{GS}}=-10\text{V}, V_{\text{DS}}=-15\text{V},$ $I_{\text{D}}=-10\text{A}$	-	88	-	
Q_{gs}	Gate-Source Charge		-	15	-	
Q_{gd}	Gate-Drain Charge		-	8.6	-	
Source-Drain Characteristics						
$V_{\text{SD}}^{\circledast}$	Diode Forward Voltage	$I_{\text{SD}}=-3.6\text{A}, V_{\text{GS}}=0\text{V}$	-	-0.75	-1.1	V
t_{rr}	Reverse Recovery Time	$I_{\text{F}}=-3.6\text{A}, V_{\text{R}}=-10\text{V}$	-	25	-	nS
Q_{rr}	Reverse Recovery Charge	$dI_{\text{F}}/dt=100\text{A}/\mu\text{s}$	-	15	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

LM30072PAO2A

P-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance






Figure 6. Source-Drain Diode Forward

LM30072PAO2A



- V_{DS} - Drain - Source Voltage (V)


Figure 7. Capacitance



$-V_{GS}$ (V)


Q_g , Total Gate Charge (nC)

Figure 8. Gate Charge Characteristics




T_c - Case Temperature (°C)

Figure 9. Power Dissipation




T_c - Case Temperature (°C)

Figure 10. Drain Current



$-V_{DS}$ - Drain-Source Voltage (V)

Figure 11. Safe Operating Area



R_{BJC} Normalized

t_1 , Square Wave Pulse Duration(s)

Figure 12. R_{BJC} Transient Thermal Impedance