



Power MOSFETS

DATASHEET

LM30100PAK8A

P-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems


ISO 9001:2015 Certificate

LM30100PAK8A




P-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Ordering Information

Symbol	P-Channel	Unit
V_{DSS}	-30	V
$R_{DS(ON)-Max}$	11.2	mΩ
I_D	-70	A

Feature

- Fast switching speed
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and Rg Tested

Applications

- Portable Equipment
- Battery Powered System

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30100PAK8A	PDFN5*6	Tape & Reel	5000 / Tape & Reel	30100 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	P-Channel	Unit
V_{DSS}	Drain-Source Voltage	-30	V
V_{GSS}	Gate-Source Voltage	± 20	
T_J	Maximum Junction Temperature	150	$^\circ\text{C}$
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$I_{DM}^{(1)}$	Pulse Drain Current Tested	$T_c=25^\circ\text{C}$	A
I_D	Continuous Drain Current	$T_c=25^\circ\text{C}$	A
		$T_c=100^\circ\text{C}$	
P_D	Maximum Power Dissipation	$T_c=25^\circ\text{C}$	W
		$T_c=100^\circ\text{C}$	
$I_{AS}^{(2)}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$	A
$E_{AS}^{(2)}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	$^\circ\text{C/W}$
$R_{\theta JA}^{(3)}$	Thermal Resistance-Junction to Ambient	Steady State	$^\circ\text{C/W}$

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in^2 FR-4 board with

P-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250uA	-30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V	-	-	-1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =-250uA	-1	-1.5	-2	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =-10V, I _{DS} =-13A	-	9.3	11.2	mΩ
		V _{GS} =-4.5V, I _{DS} =-9A	-	12.2	16	
gfs	Forward Transconductance	V _{DS} =-5V, I _{DS} =-13A	-	25	-	S
Dynamic Characteristics ⑤						
R _G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Freq.=1MHz	-	6.6	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, Freq.=1MHz	-	2828	-	pF
C _{oss}	Output Capacitance		-	343	-	
C _{rss}	Reverse Transfer Capacitance		-	291	-	
td(ON)	Turn-on Delay Time	V _{GS} =-10V, V _{DS} =-15V, I _D =-1A, R _{GEN} =2.7Ω	-	11.4	-	nS
tr	Turn-on Rise Time		-	24	-	
td(OFF)	Turn-off Delay Time		-	104	-	
tf	Turn-off Fall Time		-	56.8	-	
Qg	Total Gate Charge	V _{GS} =-4.5V, V _{DS} =-15V I _D =-13A	-	33	-	nC
Qg	Total Gate Charge	V _{GS} =-10V, V _{DS} =-15V, I _D =-13A	-	65	-	
Qgs	Gate-Source Charge		-	8.7	-	
Qgd	Gate-Drain Charge		-	15	-	
Source-Drain Characteristics						
VSD ④	Diode Forward Voltage	ISD=-3A, VGS=0V	-	-0.75	-1.1	V
trr	Reverse Recovery Time	IF=-20A, VR=-15V	-	15.6	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	8	-	nC

Note ④ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ⑤ : Guaranteed by design, not subject to production testing.

P-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance