



Power MOSFETS

DATASHEET

LM30072PAO2A

P-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems



ISO 9001:2015 Certificate

LM30072PAO2A



P-Channel Enhancement Mode MOSFET

Pin Description



Ordering Information

Symbol	P-Channel	Unit
V_{DSS}	-30	V
$R_{DS(ON)-Max}$	8	mΩ
I_D	-88	A

Feature

- Low $R_{ds(on)}$ application
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS Tested

Applications

- DC-DC converters
- Battery Powered System

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30072PAO2A	TO-252-2L	Tape & Reel	3000 / Tape & Reel	30072 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter		P-Channel	Unit
V_{DSS}	Drain-Source Voltage		-30	V
V_{GSS}	Gate-Source Voltage		± 20	V
T_J	Maximum Junction Temperature		150	$^\circ\text{C}$
T_{STG}	Storage Temperature Range		-55 to 150	$^\circ\text{C}$
I_S	Diode Continuous Forward Current	$T_C=25^\circ\text{C}$	-57	A
$I_{DM}^{(1)}$	Pulse Drain Current Tested	$T_C=25^\circ\text{C}$	-221	A
I_D	Continuous Drain Current	$T_C=25^\circ\text{C}$	-88	A
		$T_C=100^\circ\text{C}$	-56	
P_D	Maximum Power Dissipation	$T_C=25^\circ\text{C}$	62.5	W
		$T_C=100^\circ\text{C}$	25	
I_D	Continuous Drain Current	$T_A=25^\circ\text{C}$	-16	A
		$T_A=70^\circ\text{C}$	-13	
P_D	Maximum Power Dissipation	$T_A=25^\circ\text{C}$	2	W
		$T_A=70^\circ\text{C}$	1.3	
$I_{AS}^{(2)}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$	-33	A
		$L=0.5\text{mH}$	-15	
$E_{AS}^{(2)}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$	54	mJ
		$L=0.5\text{mH}$	56	

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	2	$^\circ\text{C/W}$
$R_{\theta JA}^{(3)}$	Thermal Resistance-Junction to Ambient	Steady State	62.5	$^\circ\text{C/W}$

Note ① : Max. current is limited by junction temperature

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C .

Note ③ : Surface Mounted on 1in^2 FR-4 board with 1oz.

P-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250uA	-30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V	-	-	-1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =-250uA	-1	-1.5	-2	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =-10V, I _{DS} =-12A	-	6.5	8	mΩ
		V _{GS} =-4.5V, I _{DS} =-9A	-	8.2	10.7	
gfs	Forward Transconductance	V _{DS} =-5V, I _{DS} =-12A	-	35	-	S
Dynamic Characteristics ⑤						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V, Freq.=1MHz	-	11	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, Freq.=1MHz	-	4435	-	pF
C _{oss}	Output Capacitance		-	500	-	
C _{rss}	Reverse Transfer Capacitance		-	378	-	
td(ON)	Turn-on Delay Time	V _{GS} =-10V,V _{DS} =-15V, Id=-1A,RGEN=3Ω	-	51	-	nS
tr	Turn-on Rise Time		-	40	-	
td(OFF)	Turn-off Delay Time		-	77	-	
tf	Turn-off Fall Time		-	56	-	
Qg	Total Gate Charge	V _{GS} =-4.5V,V _{DS} =-15V Id=-10A	-	42	-	nC
Qg	Total Gate Charge	V _{GS} =-10V,V _{DS} =-15V, Id=-10A	-	88	-	
Qgs	Gate-Source Charge		-	15	-	
Qgd	Gate-Drain Charge		-	8.6	-	
Source-Drain Characteristics						
VSD④	Diode Forward Voltage	ISD=-3.6A, VGS=0V	-	-0.75	-1.1	V
trr	Reverse Recovery Time	IF=-3.6A, VR=-10V	-	25	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	15	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

P-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance