



Power MOSFETS

DATASHEET

LM80065NHV2A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com




Quality Management Systems


ISO 9001:2015 Certificate

N-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	N-Channel	Unit
V_{DSS}	80	V
$R_{DS(ON)-Max}$	6.5	m Ω
ID	127	A

Feature

- Fast switching speed
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS Tested

Applications

- Power Management in DC/DC Converters
- Power tools
- Light Electric Vehicles (LEV)

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM80065NHV2A	TO-263-2L	Tape & Reel	800 / Reel	80065 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit
V_{DSS}	Drain-Source Voltage	80	V
V_{GS}	Gate-Source Voltage	±20	
T_J	Maximum Junction Temperature	150	°C
T_{STG}	Storage Temperature Range	-55 to 150	°C
I_S	Diode Continuous Forward Current	$T_C=25^\circ\text{C}$ 95	A
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_C=25^\circ\text{C}$ 317	A
I_D	Continuous Drain Current	$T_C=25^\circ\text{C}$ 127 $T_C=100^\circ\text{C}$ 80	A
P_D	Maximum Power Dissipation	$T_C=25^\circ\text{C}$ 104 $T_C=100^\circ\text{C}$ 42	W
I_D	Continuous Drain Current	$T_A=25^\circ\text{C}$ 16.6 $T_A=70^\circ\text{C}$ 13.3	A
P_D	Maximum Power Dissipation	$T_A=25^\circ\text{C}$ 1.8 $T_A=70^\circ\text{C}$ 1.1	W
$I_{AS}^{②}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$ 23 $L=0.5\text{mH}$ 14	A
$E_{AS}^{②}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$ 26.5 $L=0.5\text{mH}$ 49	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State 1.2	°C/W
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	Steady State 70	°C/W

Note ① : Max. current is limited by junction limit

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz

N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	80	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =64V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	2	3	4	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ^④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =20A	-	5.4	6.5	mΩ
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =10A	-	15	-	S
Dynamic Characteristics ^⑤						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V, Freq.=1MHz	-	1	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, Freq.=1MHz	-	1572	-	pF
C _{oss}	Output Capacitance		-	505	-	
C _{rss}	Reverse Transfer Capacitance		-	31	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V,V _{DS} =25V, I _D =1A,R _{GEN} =3Ω	-	14	-	nS
t _r	Turn-on Rise Time		-	4	-	
t _{d(OFF)}	Turn-off Delay Time		-	32	-	
t _f	Turn-off Fall Time		-	90	-	
Q _g	Total Gate Charge	V _{GS} =6V,V _{DS} =50V I _D =20A	-	18.2	-	nC
Q _g	Total Gate Charge	V _{GS} =10V,V _{DS} =50V, I _D =20A	-	29.5	-	
Q _{gs}	Gate-Source Charge		-	8.7	-	
Q _{gd}	Gate-Drain Charge		-	8.5	-	
Source-Drain Characteristics						
V _{SD} ^④	Diode Forward Voltage	I _{SD} =10A, V _{GS} =0V	-	0.8	1.1	V
t _{rr}	Reverse Recovery Time	I _F =10A, V _R =50V	-	47	-	nS
Q _{rr}	Reverse Recovery Charge	dl _F /dt=100A/μs	-	66	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. I_D




Figure 3. On-Resistance vs. V_{GS}




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance






Figure 6. Source-Drain Diode Forward




V_{DS} - Drain - Source Voltage (V)

Figure 7. Capacitance




Qg , Total Gate Charge (nC)

Figure 8. Gate Charge Characteristics




T_c - Case Temperature ($^{\circ}C$)

Figure 9. Power Dissipation



T_c - Case Temperature ($^{\circ}C$)

Figure 10. Drain Current



V_{DS} - Drain-Source Voltage (V)

Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance