



Power MOSFETS

DATASHEET

LM3415PGI3A

P-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com





Quality Management Systems

ISO 9001:2015 Certificate

P-Channel Enhancement Mode MOSFET

Pin Description



Product Summary

Symbol	P-Channel	Unit
V_{DSS}	-20	V
$R_{DS(ON)-Max}$	39	mΩ
I_D	-4.2	A

Feature

- Low gate charge and operate at $V_{GS} = -1.8V$
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- ESD Protection

Applications

- Load switch

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM3415PGI3A	SOT-23	Tape & Reel	3000/Tape & Reel	01□□

Note : □□ = Lot Code

Absolute Maximum Ratings ($T_J = 25^\circ C$ Unless Otherwise Noted)

Symbol	Parameter		P-Channel	Unit
V_{DSS}	Drain-Source Voltage		-20	V
V_{GSS}	Gate-Source Voltage		± 8	
T_J	Maximum Junction Temperature		150	$^\circ C$
T_{STG}	Storage Temperature Range		-55 to 150	$^\circ C$
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_A = 25^\circ C$	-10.5	A
I_D	Continuous Drain Current	$T_A = 25^\circ C$	-4.2	A
		$T_A = 70^\circ C$	-3.3	
P_D	Maximum Power Dissipation	$T_A = 25^\circ C$	1	W
		$T_A = 70^\circ C$	0.64	
$I_{AS}^{②}$	Avalanche Current, Single pulse	$L = 0.1mH$	-11	A
$E_{AS}^{②}$	Avalanche Energy, Single pulse	$L = 0.1mH$	6	mJ

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	$t \leq 10s$	90	$^\circ C/W$
		Steady State	125	$^\circ C/W$

Note ① : Max. current is limited by junction temperature

Note ② : UIS tested and pulse width are limited by maximum junction temperature $150^\circ C$

Note ③ : Surface Mounted on $1in^2$ FR-4 board with 1oz.

P-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250uA	-20	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-16V, V _{GS} =0V	-	-	-1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =-250uA	-0.3	-0.55	-0.9	V
I _{GSS}	Gate Leakage Current	V _{GS} =±8V, V _{DS} =0V	-	-	±10	uA
R _{DS(ON)} ^④	Drain-Source On-state Resistance	V _{GS} =-4.5V, I _{DS} =-4A	-	32	39	mΩ
		V _{GS} =-2.5V, I _{DS} =-4A	-	39	51	
		V _{GS} =-1.8V, I _{DS} =-2A	-	50	64	
gfs	Forward Transconductance	V _{DS} =-5V, I _{DS} =-4A	-	11	-	S
Dynamic Characteristics ^⑥						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V, Freq.=1MHz	-	21	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-10V, Freq.=1MHz	-	1029	-	pF
C _{oss}	Output Capacitance		-	102	-	
C _{rss}	Reverse Transfer Capacitance		-	79	-	
td(ON)	Turn-on Delay Time	V _{GS} =-4.5V,V _{DS} =-10V, I _D =-4A,R _{GEN} =3Ω	-	10	-	nS
t _r	Turn-on Rise Time		-	30	-	
t _{d(OFF)}	Turn-off Delay Time		-	55	-	
t _f	Turn-off Fall Time		-	15	-	
Q _g	Total Gate Charge	V _{GS} =-2.5V,V _{DS} =-10V I _D =-4A	-	5.1	-	nC
Q _g	Total Gate Charge	V _{GS} =-10V,V _{DS} =-4.5V, I _D =-4A	-	6.8	-	
Q _{gs}	Gate-Source Charge		-	1.9	-	
Q _{gd}	Gate-Drain Charge		-	2.2	-	
Source-Drain Characteristics						
V _{SD} ^④	Diode Forward Voltage	I _{SD} =-4A, V _{GS} =0V	-	-0.85	-1.1	V
t _{rr}	Reverse Recovery Time	I _F =-4A, V _R =0V	-	9.1	-	nS
Q _{rr}	Reverse Recovery Charge	dl _F /dt=100A/μs	-	2.7	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

P-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JA}$ Transient Thermal Impedance