



Power MOSFETS

DATASHEET

LM40080NAK8A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229



 www.leadpower-semi.com



Quality Management Systems

ISO 9001:2015 Certificate

Pin Description



Ordering Information

Symbol	N-Channel	Unit
V_{DSS}	40	V
$R_{DS(ON)-Max}$	8	m Ω
I_D	53	A

Feature

- Optimized technology for DC/DC Converter
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and Rg Tested

Applications

- Portable Equipment
- Battery Powered System

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM40080NAK8A	PDFN5*6	Tape & Reel	5000 / Tape & Reel	40080 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter		N-Channel	Unit
V_{DSS}	Drain-Source Voltage		40	V
V_{GSS}	Gate-Source Voltage		±20	
T_J	Maximum Junction Temperature		150	°C
T_{STG}	Storage Temperature Range		-55 to 150	°C
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_c=25^{\circ}C$	70	A
I_D	Continuous Drain Current	$T_c=25^{\circ}C$	53	A
		$T_c=100^{\circ}C$	34	
P_D	Maximum Power Dissipation	$T_c=25^{\circ}C$	42	W
		$T_c=100^{\circ}C$	17	
$I_{AS}^{②}$	Avalanche Current, Single pulse	L=0.1mH	23	A
$E_{AS}^{②}$	Avalanche Energy, Single pulse	L=0.1mH	26	mJ

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	3	°C/W
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	Steady State	50	°C/W

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.


N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	40	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =32V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	1.2	1.7	2.4	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =20A	-	6.7	8	mΩ
		V _{GS} =4.5V, I _{DS} =15A	-	8	10	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =5A	-	16	-	S
Dynamic Characteristics ⑥						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V, Freq.=1MHz	-	2.3	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =20V, Freq.=1MHz	-	1819	-	pF
C _{oss}	Output Capacitance		-	152	-	
C _{rss}	Reverse Transfer Capacitance		-	125	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V,V _{DS} =20V, Id=1A,RGEN=6Ω	-	6	-	nS
tr	Turn-on Rise Time		-	22	-	
td(OFF)	Turn-off Delay Time		-	40	-	
tf	Turn-off Fall Time		-	20	-	
Qg	Total Gate Charge	V _{GS} =4.5V,V _{DS} =25V Id=14A	-	22	-	nC
Qg	Total Gate Charge	V _{GS} =10V,V _{DS} =25V, Id=14A	-	44	-	
Qgs	Gate-Source Charge		-	2.6	-	
Qgd	Gate-Drain Charge		-	12	-	
Source-Drain Characteristics						
VSD④	Diode Forward Voltage	ISD=1A, VGS=0V	-	0.7	1.1	V
trr	Reverse Recovery Time	IF=1A, VR=20V	-	17	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	8.8	-	nC


Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.


N-Channel Typical Characteristics




V_{DS} - Drain - Source Voltage (V)
Figure 1. Output Characteristics




I_D - Drain Current (A)
Figure 2. On-Resistance vs. I_D




V_{GS} - Gate - Source Voltage (V)
Figure 3. On-Resistance vs. V_{GS}



T_j , Junction Temperature($^{\circ}C$)
Figure 4. Gate Threshold Voltage



T_j , Junction Temperature($^{\circ}C$)
Figure 5. Drain-Source On Resistance



V_{SD} , Source-Drain Voltage(V)
Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance