



Power MOSFETS

DATASHEET

LM138NEI3A

N-Channel
Enhancement Mode MOSFET

-  Leadpower-semiconductor Corp., Ltd
-  sales@leadpower-semi.com
-  (03) 6577339 FAX : (03) 6577229
-  www.leadpower-semi.com



Quality Management Systems
ISO 9001:2015 Certificate

N-Channel Enhancement Mode MOSFET

Pin Description		Ordering Information		
		Symbol	Symbol	N-Channel
		V_{DSS}	50	V
		$R_{DS(ON)-Max}$	1.9	Ω
		I_D	0.31	A

Feature

- Low V_{th} low gate drive
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- ESD protection

Applications

- Small signal application
- Load switch

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM138NEI3A	SOT-23	Tape & Reel	3000 / Tape & Reel	16□□□

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit
V_{DSS}	Drain-Source Voltage	50	V
V_{GSS}	Gate-Source Voltage	± 20	
T_J	Maximum Junction Temperature	150	$^\circ\text{C}$
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_A=25^\circ\text{C}$	0.77
I_D	Continuous Drain Current	$T_A=25^\circ\text{C}$	0.31
		$T_A=70^\circ\text{C}$	0.25
P_D	Maximum Power Dissipation	$T_A=25^\circ\text{C}$	0.36
		$T_A=70^\circ\text{C}$	0.23

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{θJA}^{②}$	Thermal Resistance-Junction to Ambient	Steady State	$^\circ\text{C/W}$

Note ① : Max. current is limited by junction temperature.

Note ② : Surface Mounted on 1in² FR-4 board with 1oz.

N-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
$\mathbf{BV_{DSS}}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_{DS}=250\mu\text{A}$	50	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=40\text{V}, V_{GS}=0\text{V}$	-	-	1	μA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_{DS}=250\mu\text{A}$	0.6	1.2	1.5	V
I_{GSS}	Gate Leakage Current	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$	-	-	± 10	μA
$R_{DS(\text{ON})}^{\circledast}$	Drain-Source On-state Resistance	$V_{GS}=10\text{V}, I_{DS}=0.23\text{A}$	-	1.6	1.9	Ω
		$V_{GS}=4.5\text{V}, I_{DS}=0.19\text{A}$		1.7	2.2	
		$V_{GS}=2.5\text{V}, I_{DS}=0.05\text{A}$	-	2	-	
g_{fs}	Forward Transconductance	$V_{DS}=2\text{V}, I_{DS}=0.18\text{A}$	-	0.6	-	S
Dynamic Characteristics ^④						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=30\text{V}, \text{Freq.}=1\text{MHz}$	-	25.2	-	pF
C_{oss}	Output Capacitance		-	3.2	-	
C_{rss}	Reverse Transfer Capacitance		-	2.1	-	
$t_{d(\text{ON})}$	Turn-on Delay Time	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, I_D=0.23\text{A}, R_{\text{GEN}}=10\Omega$	-	0.5	-	nS
t_r	Turn-on Rise Time		-	19.4	-	
$t_{d(\text{OFF})}$	Turn-off Delay Time		-	26.2	-	
t_f	Turn-off Fall Time		-	22.4	-	
Q_g	Total Gate Charge	$V_{GS}=4.5\text{V}, V_{DS}=50\text{V}, I_D=1\text{A}$	-	0.9	-	nC
Q_g	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, I_D=1\text{A}$	-	1.7	-	
Q_{gs}	Gate-Source Charge		-	0.3	-	
Q_{gd}	Gate-Drain Charge		-	0.3	-	
Source-Drain Characteristics						
V_{SD}^{\circledast}	Diode Forward Voltage	$I_{SD}=0.23\text{A}, V_{GS}=0\text{V}$	-	0.8	1.1	V
t_{rr}	Reverse Recovery Time	$I_F=0.5\text{A}, V_{GS}=0$	-	7.2	-	nS
Q_{rr}	Reverse Recovery Charge		$dI_F/dt=100\text{A}/\mu\text{s}$	-	1.9	nC

Note ③ : Pulse test (pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$).

Note ④ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. ReJA Transient Thermal Impedance