



Power MOSFETS

DATASHEET

LM1A027NHV2A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems



ISO 9001:2015 Certificate

LM1A027NHV2A



N-Channel Enhancement Mode MOSFET

Pin Description



Product Summary

Symbol	N-Channel	Unit
V_{DS}	100	V
$R_{DS(ON)-Max}$	3.1	mΩ
I_D	204	A

Feature

- High Speed Power Switching
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and Rg Tested

Applications

- Synchronous Rectification in SMPS
- Hard Switching and High Speed Circuit

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM1A027NHV2A	TO-263-2L	Tape & Reel	800 / Tape & Reel	1A027 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit
V_{DS}	Drain-Source Voltage	100	V
V_{GS}	Gate-Source Voltage	±20	V
T_J	Maximum Junction Temperature	150	°C
T_{STG}	Storage Temperature Range	-55 to 150	°C
I_S	Diode Continuous Forward Current	$T_C=25^{\circ}C$	204 ^①
I_{DM}	Pulse Drain Current Tested	$T_C=25^{\circ}C$	400
I_D	Continuous Drain Current	$T_C=25^{\circ}C$	204 ^①
		$T_C=100^{\circ}C$	166
P_D	Maximum Power Dissipation	$T_C=25^{\circ}C$	313
		$T_C=100^{\circ}C$	125
I_D	Continuous Drain Current	$T_A=25^{\circ}C$	23.4
		$T_A=70^{\circ}C$	18.7
P_D	Maximum Power Dissipation	$T_A=25^{\circ}C$	2.5
		$T_A=70^{\circ}C$	1.6
$I_{AS}^{②}$	Avalanche Current, Single pulse	L=0.1mH	84
		L=0.5mH	42
$E_{AS}^{②}$	Avalanche Energy, Single pulse	L=0.1mH	353
		L=0.5mH	441

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	0.4
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	Steady State	50

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.


N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	100	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	2	3	4	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =20A	-	2.6	3.1	mΩ
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =10A	-	37.6	-	S
Dynamic Characteristics ⑤						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V, Freq.=1MHz	-	0.3	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, Freq.=1MHz	-	8532	-	pF
C _{oss}	Output Capacitance		-	2380	-	
C _{rss}	Reverse Transfer Capacitance		-	72	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V,V _{DS} =25V, Id=1A , RGEN=1Ω	-	25.7	-	nS
tr	Turn-on Rise Time		-	12.7	-	
td(OFF)	Turn-off Delay Time		-	69.8	-	
tf	Turn-off Fall Time		-	131.1	-	
Qg	Total Gate Charge	V _{GS} =10V,V _{DS} =50V, Id=20A	-	147.4	-	nC
Qgs	Gate-Source Charge		-	42.2	-	
Qgd	Gate-Drain Charge		-	39.2	-	
Source-Drain Characteristics						
VSD ④	Diode Forward Voltage	ISD=10A, VGS=0V	-	0.75	1.1	V
trr	Reverse Recovery Time	IF=10A, VR=50V	-	80.8	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	160.3	-	nC


Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.


N-Channel Typical Characteristics




V_{DS} - Drain - Source Voltage (V)
Figure 1. Output Characteristics




I_D - Drain Current (A)
Figure 2. On-Resistance vs. ID




V_{GS} - Gate - Source Voltage (V)
Figure 3. On-Resistance vs. VGS




T_J , Junction Temperature(°C)
Figure 4. Gate Threshold Voltage




T_J , Junction Temperature(°C)
Figure 5. Drain-Source On Resistance




V_{SD} , Source-Drain Voltage(V)
Figure 6. Source-Drain Diode Forward




V_{DS} - Drain - Source Voltage (V)
Figure 7. Capacitance




Q_g , Total Gate Charge (nC)
Figure 8. Gate Charge Characteristics




T_c - Case Temperature (°C)
Figure 9. Power Dissipation



T_c - Case Temperature (°C)
Figure 10. Drain Current



V_{DS} - Drain-Source Voltage (V)
Figure 11. Safe Operating Area



t_1 , Square Wave Pulse Duration(s)
Figure 12. $R_{\theta JC}$ Transient Thermal Impedance