



Power MOSFETS

DATASHEET

LM1A039NAV2A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems


ISO 9001:2015 Certificate

LM1A039NAV2A




N-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	N-Channel	Unit
V_{DSS}	100	V
$R_{DS(ON)-Max}$	4.6	mΩ
ID	205	A

Feature

- Fast switching speed
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS Tested

Applications

- Synchronous Rectification in SMPS
- Hard Switching and High Speed Circuit

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM1A039NAV2A	TO-263-2L	Tape & Reel	800 / Tape & Reel	1A039 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit
V_{DSS}	Drain-Source Voltage	100	V
V_{GSS}	Gate-Source Voltage	±20	V
T_J	Maximum Junction Temperature	150	°C
T_{STG}	Storage Temperature Range	-55 to 150	°C
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_C=25^{\circ}C$ 400 ^①	A
I_D	Continuous Drain Current	$T_C=25^{\circ}C$ 205 $T_C=100^{\circ}C$ 129	A
P_D	Maximum Power Dissipation	$T_C=25^{\circ}C$ 192 $T_C=100^{\circ}C$ 77	W
I_D	Continuous Drain Current	$T_A=25^{\circ}C$ 20.9 $T_A=70^{\circ}C$ 16.7	A
P_D	Maximum Power Dissipation	$T_A=25^{\circ}C$ 2.0 $T_A=70^{\circ}C$ 1.3	W
$I_{AS}^{②}$	Avalanche Current, Single pulse	L=0.1mH 45 L=0.5mH 26	A
$E_{AS}^{②}$	Avalanche Energy, Single pulse	L=0.1mH 101 L=0.5mH 169	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	0.65 °C/W
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	Steady State	62 °C/W

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.

N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	100	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	1	2	3	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ^④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =20A	-	3.8	4.6	mΩ
		V _{GS} =4.5V, I _{DS} =10A	-	5.1	6.6	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =10A	-	39	-	S
Dynamic Characteristics ^⑤						
R _G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Freq.=1MHz	-	0.52	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, Freq.=1MHz	-	4930	-	pF
C _{oss}	Output Capacitance		-	1130	-	
C _{rss}	Reverse Transfer Capacitance		-	90	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V, V _{DS} =25V, Id=1A, RGEN=3Ω	-	16	-	nS
tr	Turn-on Rise Time		-	5.6	-	
td(OFF)	Turn-off Delay Time		-	54.8	-	
tf	Turn-off Fall Time		-	101	-	
Qg	Total Gate Charge	V _{GS} =4.5V, V _{DS} =50V Id=20A	-	47.5	-	nC
Qg	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, Id=20A	-	93.2	-	
Qgs	Gate-Source Charge		-	20	-	
Qgd	Gate-Drain Charge		-	21	-	
Source-Drain Characteristics						
VSD ^④	Diode Forward Voltage	ISD=10A, VGS=0V	-	0.75	1.1	V
trr	Reverse Recovery Time	IF=10A, VR=50V	-	55	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	84	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance







Figure 6. Source-Drain Diode Forward




V_{DS} - Drain - Source Voltage (V)
Figure 7. Capacitance




Q_g , Total Gate Charge (nC)
Figure 8. Gate Charge Characteristics




T_c - Case Temperature (°C)
Figure 9. Power Dissipation



T_c - Case Temperature (°C)
Figure 10. Drain Current



V_{DS} - Drain-Source Voltage (V)
Figure 11. Safe Operating Area



t_1 , Square Wave Pulse Duration (s)
Figure 12. $R_{\theta JC}$ Transient Thermal Impedance