



Power MOSFETS

DATASHEET

LM1AA00NAO2A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems

ISO 9001:2015 Certificate

LM1AA00NAO2A



N-Channel Enhancement Mode MOSFET

Pin Description

TO-252-2L	Symbol	Symbol	N-Channel	Unit
		V_{DSS}	100	V
		$R_{DS(ON)-Max}$	100	mΩ
		ID	19.2	A

Feature

- Optimize factor of Rdson and Qg
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS Tested

Applications

- DC-DC Conversion
- Networking Switch

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM1AA00NAO2A	TO-252-2L	Tape & Reel	3000 / Tape & Reel	1AA00 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit
V_{DSS}	Drain-Source Voltage	100	V
V_{GSS}	Gate-Source Voltage	±20	V
T_J	Maximum Junction Temperature	150	°C
T_{STG}	Storage Temperature Range	-55 to 150	°C
I_S	Diode Continuous Forward Current	$T_C=25^{\circ}C$ 33	A
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_C=25^{\circ}C$ 48	A
I_D	Continuous Drain Current	$T_C=25^{\circ}C$ 19.2 $T_C=100^{\circ}C$ 12.1	A
P_D	Maximum Power Dissipation	$T_C=25^{\circ}C$ 36.8 $T_C=100^{\circ}C$ 14.7	W
I_D	Continuous Drain Current	$T_A=25^{\circ}C$ 4.6 $T_A=70^{\circ}C$ 3.7	A
P_D	Maximum Power Dissipation	$T_A=25^{\circ}C$ 2.1 $T_A=70^{\circ}C$ 1.3	W
$I_{AS}^{②}$	Avalanche Current, Single pulse	L=0.1mH 12 L=0.5mH 7	A
$E_{AS}^{②}$	Avalanche Energy, Single pulse	L=0.1mH 7 L=0.5mH 12	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	3.4 °C/W
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	Steady State	60 °C/W

Note ① : Max. current is limited by junction temperature

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz

N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	100	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	1	1.8	3	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =10A	-	82	100	mΩ
		V _{GS} =4.5V, I _{DS} =5A	-	87	113	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =5A	-	10.5	-	S
Dynamic Characteristics ⑤						
R _G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Freq.=1MHz	-	6	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =40V, Freq.=1MHz	-	665	-	pF
C _{oss}	Output Capacitance		-	34	-	
C _{rss}	Reverse Transfer Capacitance		-	15	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V, V _{DS} =50V, Id=1A, RGEN=6Ω	-	3.3	-	nS
tr	Turn-on Rise Time		-	20.3	-	
td(OFF)	Turn-off Delay Time		-	31.4	-	
tf	Turn-off Fall Time		-	19.8	-	
Qg	Total Gate Charge	V _{GS} =4.5V, V _{DS} =50V Id=10A	-	7.25	-	nC
Qg	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, Id=10A	-	15.3	-	
Qgs	Gate-Source Charge		-	1.9	-	
Qgd	Gate-Drain Charge		-	2.9	-	
Source-Drain Characteristics						
VSD ④	Diode Forward Voltage	ISD=1A, VGS=0V	-	0.7	1.1	V
trr	Reverse Recovery Time	IF=1A, VR=50V	-	17.6	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	12.6	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance