



Power MOSFETS

DATASHEET

LM20B50DGE6A

Dual N-Channel
Enhancement Mode MOSFET

- Leadpower-semiconductor Corp., Ltd
- sales@leadpower-semi.com
- (03) 6577339 FAX : (03) 6577229
- www.leadpower-semi.com



Quality Management Systems
ISO 9001:2015 Certificate

LM20B50DGE6A



Dual N-Channel Enhancement Mode MOSFET

Pin Description

SOT-563 (TOP view)	Symbol	Symbol	Dual N-Channel	Unit
		V_{DSS}	20	V
		$R_{DS(ON)-max}$	250	$m\Omega$
		I_D	1	A

Feature

- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- ESD Protection

Applications

- Power Management in DC/DC Converters
- Load Switch

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM20B50DGE6A	SOT-563	Tape & Reel	3000 / Tape & Reel	1□□□

Note : □□□= Lot Code

Absolute Maximum Ratings ($T_J=25^\circ C$ Unless Otherwise Noted)

Symbol	Parameter		Dual N-Channel	Unit
V_{DSS}	Drain-Source Voltage		20	V
V_{GSS}	Gate-Source Voltage		± 12	
T_J	Maximum Junction Temperature		150	$^\circ C$
T_{STG}	Storage Temperature Range		-55 to 150	$^\circ C$
I_{DM}^{\circledR}	Pulse Drain Current Tested	$T_A=25^\circ C$	1	A
I_D	Continuous Drain Current	$T_A=25^\circ C$	1 ^①	A
		$T_A=70^\circ C$	0.84	
P_D	Maximum Power Dissipation	$T_A=25^\circ C$	0.42	W
		$T_A=70^\circ C$	0.27	

Thermal Characteristics

Symbol	Parameter		Rating	Unit
R_{JA}^{\circledR}	Thermal Resistance-Junction to Ambient		Steady State 300	$^\circ C/W$

Note ① : Max. current is limited by bonding wire.

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.

LM20B50DGE6A



Dual N-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{DS}}=250\mu\text{A}$	20	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}}=16\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{DS}}=250\mu\text{A}$	0.5	0.75	1	V
I_{GSS}	Gate Leakage Current	$V_{\text{GS}}=\pm 12\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 10	μA
$R_{\text{DS(ON)}}^{\text{(4)}}$	Drain-Source On-state Resistance	$V_{\text{GS}}=4.5\text{V}, I_{\text{DS}}=0.6\text{A}$	-	220	250	$\text{m}\Omega$
		$V_{\text{GS}}=2.5\text{V}, I_{\text{DS}}=0.4\text{A}$	-	280	365	
		$V_{\text{GS}}=1.8\text{V}, I_{\text{DS}}=0.35\text{A}$	-	390	585	
g_{fs}	Forward Transconductance	$V_{\text{DS}}=3\text{V}, I_{\text{DS}}=0.3\text{A}$	-	1.3	-	S
Dynamic Characteristics ⁽⁵⁾						
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=10\text{V}, \text{Freq.}=1\text{MHz}$	-	40	-	pF
C_{oss}	Output Capacitance		-	16.5	-	
C_{rss}	Reverse Transfer Capacitance		-	10.1	-	
$t_{\text{d(ON)}}$	Turn-on Delay Time	$V_{\text{GS}}=4.5\text{V}, V_{\text{DS}}=10\text{V}, I_{\text{D}}=2\text{A}, R_{\text{GEN}}=6\Omega$	-	1.2	-	nS
t_r	Turn-on Rise Time		-	24.6	-	
$t_{\text{d(OFF)}}$	Turn-off Delay Time		-	13.5	-	
t_f	Turn-off Fall Time		-	14.6	-	
Q_g	Total Gate Charge	$V_{\text{GS}}=2.5\text{V}, V_{\text{DS}}=10\text{V}, I_{\text{D}}=0.6\text{A}$	-	0.55	-	nC
Q_g	Total Gate Charge	$V_{\text{GS}}=4.5\text{V}, V_{\text{DS}}=10\text{V}, I_{\text{D}}=0.6\text{A}$	-	1	-	
Q_{gs}	Gate-Source Charge		-	0.31	-	
Q_{gd}	Gate-Drain Charge		-	0.11	-	
Source-Drain Characteristics						
$V_{\text{SD}}^{\text{(4)}}$	Diode Forward Voltage	$I_{\text{SD}}=0.3\text{A}, V_{\text{GS}}=0\text{V}$	-	0.75	1.1	V
t_{rr}	Reverse Recovery Time	$I_F=0.3\text{A}, V_R=10\text{V}$	-	9	-	nS
Q_{rr}	Reverse Recovery Charge		$dI_F/dt=100\text{A}/\mu\text{s}$	-	0.78	-

Note ⁽⁴⁾ : Pulse test (pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$).

Note ⁽⁵⁾ : Guaranteed by design, not subject to production testing.


LM20B50DGE6A

Dual N-Channel Typical Characteristics




V_{DS} - Drain - Source Voltage (V)

Figure 1. Output Characteristics




I_D - Drain Current (A)

Figure 2. On-Resistance vs. ID




V_{GS} - Gate - Source Voltage (V)

Figure 3. On-Resistance vs. VGS




T_j , Junction Temperature(°C)

Figure 4. Gate Threshold Voltage



T_j , Junction Temperature(°C)

Figure 5. Drain-Source On Resistance




V_{SD} , Source-Drain Voltage(V)


Figure 6. Source-Drain Diode Forward

LM20B50DGE6A


Leadpower
Semiconductor




V_{DS} - Drain - Source Voltage (V)
Figure 7. Capacitance




Q_g, Total Gate Charge (nC)
Figure 8. Gate Charge Characteristics




T_A - Junction Temperature (°C)
Figure 9. Power Dissipation



T_A - Junction Temperature (°C)
Figure 10. Drain Current



V_{DS} - Drain-Source Voltage (V)
Figure 11. Safe Operating Area



t_1 , Square Wave Pulse Duration(s)
Figure 12. $R_{θJA}$ Transient Thermal Impedance