



Power MOSFETS

DATASHEET

LM20F40PGA3A

N-Channel
Enhancement Mode MOSFET



Leadpower-semi CO., LTD.



sales@leadpower-semi.com



(03) 6577339 FAX : (03) 6577229



www.leadpower-semi.com




Quality Management Systems


ISO 9001:2015 Certificate

P-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	P-Channel	Unit
V_{DSS}	-20	V
$R_{DS(ON)-Max}$	640	m Ω
I_D	-0.85	A

Feature

- Surface mount package
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- ESD Protection

Applications

- Small Signal Switch
- Load Switch

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM20F40PGA3A	FBP1006	Tape & Reel	10000 / Tape & Reel	☐ 4

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter		P-Channel	Unit
V_{DSS}	Drain-Source Voltage		-20	V
V_{GSS}	Gate-Source Voltage		± 12	
T_J	Maximum Junction Temperature		150	$^\circ\text{C}$
T_{STG}	Storage Temperature Range		-55 to 150	$^\circ\text{C}$
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_A=25^\circ\text{C}$	-2.1	A
I_D	Continuous Drain Current	$T_A=25^\circ\text{C}$	-0.85	A
		$T_A=70^\circ\text{C}$	-0.68	
P_D	Maximum Power Dissipation	$T_A=25^\circ\text{C}$	0.69	W
		$T_A=70^\circ\text{C}$	0.44	

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JA}^{②}$	Thermal Resistance-Junction to Ambient	Steady State	180	$^\circ\text{C/W}$

Note ① : Max. current is limited by junction temperature.

Note ② : Surface Mounted on 1in² FR-4 board with 1oz.

P-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250uA	-20	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-16V, V _{GS} =0V	-	-	-1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =-250uA	-0.5	-0.75	-1	V
I _{GSS}	Gate Leakage Current	V _{GS} =±12V, V _{DS} =0V	-	-	±10	uA
R _{DS(ON)} ®	Drain-Source On-state Resistance	V _{GS} =-4.5V, I _{DS} =-550mA	-	530	640	mΩ
		V _{GS} =-2.5V, I _{DS} =-450mA	-	730	950	
		V _{GS} =-1.8V, I _{DS} =-350mA	-	1300	1950	
gfs	Forward Transconductance	V _{DS} =-5V, I _{DS} =-550mA	-	1	-	S
Dynamic Characteristics ④						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-10V, Freq.=1MHz	-	58	-	pF
C _{oss}	Output Capacitance		-	5.7	-	
C _{rss}	Reverse Transfer Capacitance		-	4.4	-	
td(ON)	Turn-on Delay Time	V _{GS} =-4.5V, V _{DS} =-10V, I _D =-1A, R _{GEN} =6Ω	-	0.4	-	uS
tr	Turn-on Rise Time		-	0.06	-	
td(OFF)	Turn-off Delay Time		-	0.02	-	
tf	Turn-off Fall Time		-	0.8	-	
Qg	Total Gate Charge	V _{GS} =-2.5V, V _{DS} =-10V I _D =-1A	-	0.53	-	nC
Qg	Total Gate Charge	V _{GS} =-4.5V, V _{DS} =-10V, I _D =-1A	-	0.8	-	
Qgs	Gate-Source Charge		-	0.2	-	
Qgd	Gate-Drain Charge		-	0.2	-	
Source-Drain Characteristics						
VSD®	Diode Forward Voltage	ISD=-1A, VGS=0V	-	-0.75	-1.1	V
trr	Reverse Recovery Time	IF=-1A, VR=0V	-	9.2	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	0.8	-	nC

Note ④ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ⑤ : Guaranteed by design, not subject to production testing.

P-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JA}$ Transient Thermal Impedance