



Power MOSFETS

DATASHEET

LM30025NAP3A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com




Quality Management Systems


ISO 9001:2015 Certificate

N-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	N-Channel	Unit
V_{DSS}	30	V
$R_{DS(ON)-Max}$	3	m Ω
ID	133	A

Feature

- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS Tested

Applications

- SMPS Synchronous Rectification
- DC-DC Conversion

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30025NAP3A	TO220-3L	Tube	50 / Tube	30025 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit
V_{DSS}	Drain-Source Voltage	30	V
V_{GSS}	Gate-Source Voltage	± 20	
T_J	Maximum Junction Temperature	150	$^\circ\text{C}$
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$I_{DM}^{(1)}$	Pulse Drain Current Tested	$T_c=25^\circ\text{C}$	A
I_D	Continuous Drain Current	$T_c=25^\circ\text{C}$	A
		$T_c=100^\circ\text{C}$	
P_D	Maximum Power Dissipation	$T_c=25^\circ\text{C}$	W
		$T_c=100^\circ\text{C}$	
$I_{AS}^{(2)}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$	A
$E_{AS}^{(2)}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	1.5 $^\circ\text{C/W}$
$R_{\theta JA}^{(3)}$	Thermal Resistance-Junction to Ambient	Steady State	62.5 $^\circ\text{C/W}$

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in^2 FR-4 board with 1oz.

N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	1	1.5	2	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =20A	-	2.6	3	mΩ
		V _{GS} =4.5V, I _{DS} =15A	-	3.4	4.4	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =10A	-	38	-	S
Dynamic Characteristics ⑥						
R _G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Freq.=1MHz	-	2.6	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, Freq.=1MHz	-	4200	-	pF
C _{oss}	Output Capacitance		-	490	-	
C _{rss}	Reverse Transfer Capacitance		-	333	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V, V _{DS} =15V, Id=1A, RGEN=6Ω	-	33	-	nS
tr	Turn-on Rise Time		-	23	-	
td(OFF)	Turn-off Delay Time		-	72.2	-	
tf	Turn-off Fall Time		-	25	-	
Qg	Total Gate Charge	V _{GS} =4.5V, V _{DS} =25V Id=14A	-	46	-	nC
Qg	Total Gate Charge	V _{GS} =10V, V _{DS} =25V, Id=14A	-	88.1	-	
Qgs	Gate-Source Charge		-	7.3	-	
Qgd	Gate-Drain Charge		-	24	-	
Source-Drain Characteristics						
VSD④	Diode Forward Voltage	ISD=10A, VGS=0V	-	0.8	1.1	V
ttr	Reverse Recovery Time	IF=15A, VR=0V	-	19.6	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	8.7	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. I_D




Figure 3. On-Resistance vs. V_{GS}




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance