



Power MOSFETS

DATASHEET

LM30074NAK8A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com





Quality Management Systems

ISO 9001:2015 Certificate

N-Channel Enhancement Mode MOSFET

Pin Description



Ordering Information

Symbol	N-Channel	Unit
V_{DS}	30	V
$R_{DS(ON)-Max}$	7.4	m Ω
I_D	50	A

Feature

- Lower $R_{DS(ON)}$ to Minimize Conduction Losses
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and Rg Tested

Applications

- Portable Equipment
- Battery Powered System

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30074NAK8A	PDFN5*6	Tape & Reel	5000 / Tape & Reel	30074 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter		N-Channel	Unit
V_{DS}	Drain-Source Voltage		30	V
V_{GS}	Gate-Source Voltage		± 20	
T_J	Maximum Junction Temperature		150	$^\circ\text{C}$
T_{STG}	Storage Temperature Range		-55 to 150	$^\circ\text{C}$
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_C=25^\circ\text{C}$	71	A
I_D	Continuous Drain Current	$T_C=25^\circ\text{C}$	53	A
		$T_C=100^\circ\text{C}$	33	
P_D	Maximum Power Dissipation	$T_C=25^\circ\text{C}$	32	W
		$T_C=100^\circ\text{C}$	13	
$I_{AS}^{②}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$	21	A
$E_{AS}^{②}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$	22	mJ

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	3.9	$^\circ\text{C/W}$
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	Steady State	98	$^\circ\text{C/W}$

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in^2 FR-4 board with 1oz.

N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	1.1	1.6	2.1	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =8A	-	6.2	7.4	mΩ
		V _{GS} =4.5V, I _{DS} =6A	-	8.2	10.7	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =8A	-	12	-	S
Dynamic Characteristics ⑥						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V, Freq.=1MHz	-	3.5	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, Freq.=1MHz	-	1094	-	pF
C _{oss}	Output Capacitance		-	147	-	
C _{rss}	Reverse Transfer Capacitance		-	127	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V,V _{DS} =15V, Id=1A,RGEN=6Ω	-	6	-	nS
tr	Turn-on Rise Time		-	22.5	-	
td(OFF)	Turn-off Delay Time		-	48.6	-	
tf	Turn-off Fall Time		-	19.8	-	
Qg	Total Gate Charge	V _{GS} =4.5V,V _{DS} =15V Id=8A	-	16	-	nC
Qg	Total Gate Charge	V _{GS} =10V,V _{DS} =15V, Id=8A	-	31	-	
Qgs	Gate-Source Charge		-	1.4	-	
Qgd	Gate-Drain Charge		-	9.3	-	
Source-Drain Characteristics						
VSD④	Diode Forward Voltage	ISD=1A, VGS=0V	-	0.7	1.1	V
trr	Reverse Recovery Time	IF=1A, VR=0	-	14	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	5.6	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance