



Power MOSFETS

DATASHEET

LM30120DAQ8A

Dual N-Channel
Enhancement Mode MOSFET

-  Leadpower-semiconductor Corp., Ltd
-  sales@leadpower-semi.com
-  (03) 6577339 FAX : (03) 6577229
-  www.leadpower-semi.com



Quality Management Systems
ISO 9001:2015 Certificate

Dual N-Channel Enhancement Mode MOSFET

Pin Description

SOP-8L (TOP view)	Symbol	Product Summary	
	Symbol	Dual N-Channel	Unit
		V_{DSS}	30 V
		$R_{DS(ON)-Max}$	12 mΩ
		ID	8 A

Feature

- Fast switching speed
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS Tested

Applications

- DC-DC Converters
- Portable equipment application

Ordering Information

Orderable Part Number	Package Type	Form	Shipping
LM30120DAQ8A	SOP-8L(Dual)	Tape & Reel	3000 / Tape & Reel

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Dual N-Channel	Unit
V_{DSS}	Drain-Source Voltage	30	V
V_{GSS}	Gate-Source Voltage	± 20	
T_J	Maximum Junction Temperature	150	°C
T_{STG}	Storage Temperature Range	-55 to 150	°C
$I_{DM}^{\text{(1)}}$	Pulse Drain Current Tested	$T_A=25^\circ\text{C}$	A
I_D	Continuous Drain Current	$T_A=25^\circ\text{C}$	8
		$T_A=70^\circ\text{C}$	6.4
P_D	Maximum Power Dissipation	$T_A=25^\circ\text{C}$	1.3
		$T_A=70^\circ\text{C}$	0.8
$I_{AS}^{\text{(2)}}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$	A
$E_{AS}^{\text{(2)}}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JA}^{\text{(3)}}$	Thermal Resistance-Junction to Ambient	Steady State	100 °C/W

Note ① : Max. current is limited by junction temperature.

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150 °C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.

LM30120DAQ8A

Dual N-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
$\mathbf{BV_{DSS}}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_{DS}=250\mu\text{A}$	30	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=24\text{V}, V_{GS}=0\text{V}$	-	-	1	μA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_{DS}=250\mu\text{A}$	1.1	1.6	2.1	V
I_{GSS}	Gate Leakage Current	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$	-	-	± 100	nA
$R_{DS(\text{ON})}^{\text{(4)}}$	Drain-Source On-state Resistance	$V_{GS}=10\text{V}, I_{DS}=10\text{A}$	-	10	12	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_{DS}=5\text{A}$	-	12	16	
g_{fs}	Forward Transconductance	$V_{DS}=5\text{V}, I_{DS}=5\text{A}$	-	2.5	-	S
Dynamic Characteristics ⁽⁵⁾						
R_G	Gate Resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V},$ Freq.=1MHz	-	3.2	-	Ω
C_{iss}	Input Capacitance	$V_{GS}=0\text{V},$ $V_{DS}=15\text{V},$ Freq.=1MHz	-	873	-	pF
C_{oss}	Output Capacitance		-	113	-	
C_{rss}	Reverse Transfer Capacitance		-	105	-	
$t_{d(\text{ON})}$	Turn-on Delay Time	$V_{GS}=10\text{V}, V_{DS}=15\text{V},$ $I_D=1\text{A}, R_{GEN}=6\Omega$	-	18	-	nS
t_r	Turn-on Rise Time		-	31	-	
$t_{d(\text{OFF})}$	Turn-off Delay Time		-	31	-	
t_f	Turn-off Fall Time		-	17	-	
Q_g	Total Gate Charge	$V_{GS}=4.5\text{V}, V_{DS}=15\text{V}$ $I_D=10\text{A}$	-	10.3	-	nC
Q_g	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V},$ $I_D=10\text{A}$	-	20.6	-	
Q_{gs}	Gate-Source Charge		-	2.33	-	
Q_{gd}	Gate-Drain Charge		-	4.9	-	
Source-Drain Characteristics						
$V_{SD}^{\text{(4)}}$	Diode Forward Voltage	$I_{SD}=1\text{A}, V_{GS}=0\text{V}$	-	0.7	1.1	V
t_{rr}	Reverse Recovery Time	$I_F=1\text{A}, V_R=20\text{V}$	-	25.5	-	nS
Q_{rr}	Reverse Recovery Charge		-	10.8	-	nC

Note ⁽⁴⁾ : Pulse test (pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$).

Note ⁽⁵⁾ : Guaranteed by design, not subject to production testing.

Dual N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance






Figure 6. Source-Drain Diode Forward


LM30120DAQ8A




V_{DS} - Drain - Source Voltage (V)
Figure 7. Capacitance




Q_g, Total Gate Charge (nC)
Figure 8. Gate Charge Characteristics




T_j - Junction Temperature (°C)
Figure 9. Power Dissipation



I_D - Drain Current (A)
Figure 10. Drain Current



V_{DS} - Drain-Source Voltage (V)
Figure 11. Safe Operating Area



t₁, Square Wave Pulse Duration(s)
Figure 12. R_{θJA} Transient Thermal Impedance