



Power MOSFETS

DATASHEET

LM30160TAQ8A

Dual P-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com





Quality Management Systems

ISO 9001:2015 Certificate

Dual P-Channel Enhancement Mode MOSFET

Pin Description



Ordering Information

Symbol	Dual P-Channel	Unit
V_{DSS}	-30	V
$R_{DS(ON)-Max}$	18	mΩ
I_D	-7.3	A

Feature

- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- Lower Qg and Qgd for high-speed switching
- Lower RDS(ON) to Minimize Conduction Losses
- 100% UIS Tested

Applications

- Power Management in DC/DC
- Power Load Switch

Ordering Information

Orderable Part Number	Package Type	Form	Shipping
LM30160TAQ8A	SOP-8L(Dual)	Tape & Reel	3000 / Tape & Reel

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter		Dual P-Channel	Unit
V_{DSS}	Drain-Source Voltage		-30	V
V_{GSS}	Gate-Source Voltage		±25	
T_J	Maximum Junction Temperature		150	°C
T_{STG}	Storage Temperature Range		-55 to 150	°C
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_A=25^{\circ}C$	-18	A
$I_D^{②}$	Continuous Drain Current	$T_A=25^{\circ}C$	-7.3	A
		$T_A=70^{\circ}C$	-5.8	
$P_D^{③}$	Maximum Power Dissipation	$T_A=25^{\circ}C$	1.5	W
		$T_A=70^{\circ}C$	0.9	
$I_{AS}^{③}$	Avalanche Current, Single pulse	L=0.1mH	-18	A
$E_{AS}^{②}$	Avalanche Energy, Single pulse	L=0.1mH	16	mJ

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	t≤10s	44	°C/W
		Steady State	85	°C/W

Note ① : Max. current is limited by junction temperature.

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.

Dual P-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250uA	-30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V	-	-	-1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =-250uA	-1	-1.5	-2	V
I _{GSS}	Gate Leakage Current	V _{GS} =±25V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =-10V, I _{DS} =-10A	-	15	18	mΩ
		V _{GS} =-4.5V, I _{DS} =-7A	-	18	23	
gfs	Forward Transconductance	V _{DS} =-10V, I _{DS} =-5A	-	14.7	-	S
Dynamic Characteristics ⑤						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V, Freq.=1MHz	-	8.9	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, Freq.=1MHz	-	2157	-	pF
C _{oss}	Output Capacitance		-	235	-	
C _{rss}	Reverse Transfer Capacitance		-	206	-	
td(ON)	Turn-on Delay Time	V _{GS} =-10V,V _{DS} =-15V, I _D =-1A,R _{GEN} =6Ω	-	10.6	-	nS
tr	Turn-on Rise Time		-	15.6	-	
td(OFF)	Turn-off Delay Time		-	90	-	
tf	Turn-off Fall Time		-	31.2	-	
Qg	Total Gate Charge	V _{GS} =-4.5V,V _{DS} =-15V I _D =-10A	-	23	-	nC
Qg	Total Gate Charge	V _{GS} =-10V,V _{DS} =-15V, I _D =-10A	-	46	-	
Qgs	Gate-Source Charge		-	6.5	-	
Qgd	Gate-Drain Charge		-	8.8	-	
Source-Drain Characteristics						
VSD④	Diode Forward Voltage	I _{SD} =-5A, V _{GS} =0V	-	-0.75	-1.1	V
trr	Reverse Recovery Time	I _F =-5A, V _R =-15V,	-	13.4	-	nS
Qrr	Reverse Recovery Charge	dl _F /dt=1A/μs	-	7.1	-	nC

Note ④ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ⑤ : Guaranteed by design, not subject to production testing.

Dual P-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JA}$ Transient Thermal Impedance