



Power MOSFETS

DATASHEET

LM30320NLI3A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com




Quality Management Systems


ISO 9001:2015 Certificate

N-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	N-Channel	Unit
V_{DS}	30	V
$R_{DS(ON)-Max}$	32	m Ω
ID	4.7	A

Feature

- Capable of 2.5V gate drive
- Reliable and Rugged
- ROHS Compliant & Halogen-Free

Applications

- Load Switch
- DC-DC converter

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30320NLI3A	SOT-23	Tape & Reel	3000 / Tape & Reel	22□□□

Note : □□□ = Lot Code

Absolute Maximum Ratings ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter		N-Channel	Unit
V_{DS}	Drain-Source Voltage		30	V
V_{GS}	Gate-Source Voltage		± 12	
T_J	Maximum Junction Temperature		150	$^{\circ}\text{C}$
T_{STG}	Storage Temperature Range		-55 to 150	$^{\circ}\text{C}$
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_A=25^{\circ}\text{C}$	10	A
I_D	Continuous Drain Current	$T_A=25^{\circ}\text{C}$	4.7	A
		$T_A=70^{\circ}\text{C}$	3.7	
P_D	Maximum Power Dissipation	$T_A=25^{\circ}\text{C}$	1.1	W
		$T_A=70^{\circ}\text{C}$	0.7	
$I_{AS}^{②}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$	10	A
$E_{AS}^{②}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$	5	mJ

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	Steady State	110	$^{\circ}\text{C/W}$

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in^2 FR-4 board with 1oz.

N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	0.6	-	1.3	V
I _{GSS}	Gate Leakage Current	V _{GS} =±12V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =5A	-	26	32	mΩ
		V _{GS} =4.5V, I _{DS} =5A	-	28	36	
		V _{GS} =2.5V, I _{DS} =2.6A		32	45	
gfs	Forward Transconductance	V _{DS} =3V, I _{DS} =2.5A	-	15	-	S
Dynamic Characteristics ⑤						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V, Freq.=1MHz	-	3	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, Freq.=1MHz	-	667	-	pF
C _{oss}	Output Capacitance		-	49	-	
C _{rss}	Reverse Transfer Capacitance		-	43	-	
t _{d(ON)}	Turn-on Delay Time	V _{GS} =10V,V _{DS} =15V, I _D =1A,R _{GEN} =6Ω	-	5.5	-	nS
t _r	Turn-on Rise Time		-	3	-	
t _{d(OFF)}	Turn-off Delay Time		-	40.5	-	
t _f	Turn-off Fall Time		-	16	-	
Q _g	Total Gate Charge	V _{GS} =4.5V,V _{DS} =15V I _D =5A	-	9.6	-	nC
Q _g	Total Gate Charge	V _{GS} =10V,V _{DS} =15V, I _D =5A	-	21.7	-	
Q _{gs}	Gate-Source Charge		-	2.2	-	
Q _{gd}	Gate-Drain Charge		-	1.9	-	
Source-Drain Characteristics						
V _{SD} ④	Diode Forward Voltage	I _{SD} =1.2A, V _{GS} =0V	-	0.7	1.1	V
t _{rr}	Reverse Recovery Time	I _F =2.5A, V _R =15V	-	9.2	-	nS
Q _{rr}	Reverse Recovery Charge	dl _F /dt=100A/μs	-	3.7	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JA}$ Transient Thermal Impedance