



Power MOSFETS

DATASHEET

LM30C50NGA3A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems


ISO 9001:2015 Certificate

LM30C50NGA3A




N-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	N-Channel	Unit
V_{DSS}	30	V
$R_{DS(ON)-Max}$	420	mΩ
I_D	1	A

Feature

- Fast switching speed
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- ESD Protection

Applications

- Portable Equipment
- Battery Powered System
- Load Switch

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30C50NGA3A	FBP1006	Tape & Reel	10000/ Tape & Reel	□5

Note : □ = Lot Code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter		N-Channel	Unit
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		±12	
T _J	Maximum Junction Temperature		150	°C
T _{STG}	Storage Temperature Range		-55 to 150	°C
I _S	Diode Continuous Forward Current	T _A =25°C	0.6	A
I _{DM} ^①	Pulse Drain Current Tested	T _A =25°C	2.5	A
I _D	Continuous Drain Current	T _A =25°C	1	A
		T _A =70°C	0.8	
P _D	Maximum Power Dissipation	T _A =25°C	0.69	W
		T _A =70°C	0.44	
I _{AS} ^②	Avalanche Current, Single pulse	L=0.1mH	1.8	A
E _{AS} ^②	Avalanche Energy, Single pulse	L=0.1mH	0.16	mJ

Thermal Characteristics

Symbol	Parameter		Rating	Unit
R _{θJA} ③	Thermal Resistance-Junction to Ambient	Steady State	180	°C/W

Note ① : Max. current is limited by junction temperature.

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.

N-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	0.6	0.95	1.3	V
I _{GSS}	Gate Leakage Current	V _{GS} =±12V, V _{DS} =0V	-	-	±10	uA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =4.5V, I _{DS} =0.5A	-	350	420	mΩ
		V _{GS} =2.5V, I _{DS} =0.3A	-	435	565	
		V _{GS} =1.8V, I _{DS} =0.1A	-	740	850	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =0.25A	-	1.2	-	S
Dynamic Characteristics ⑥						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V, Freq.=1MHz	-	194	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, Freq.=1MHz	-	38.1	-	pF
C _{oss}	Output Capacitance		-	4.8	-	
C _{rss}	Reverse Transfer Capacitance		-	3.4	-	
td(ON)	Turn-on Delay Time	V _{GS} =4.5V,V _{DS} =15V, Id=1A,RGEN=6Ω	-	5.3	-	nS
tr	Turn-on Rise Time		-	20.2	-	
td(OFF)	Turn-off Delay Time		-	34.5	-	
tf	Turn-off Fall Time		-	30.3	-	
Qg	Total Gate Charge	V _{GS} =4.5V,V _{DS} =15V, Id=1A	-	0.85	-	nC
Qgs	Gate-Source Charge		-	0.29	-	
Qgd	Gate-Drain Charge		-	0.16	-	
Source-Drain Characteristics						
VSD④	Diode Forward Voltage	ISD=0.25A, VGS=0V	-	0.9	1.1	V
trr	Reverse Recovery Time	IF=0.25A, VR=20V	-	24.1	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	3.2	-	nC

Note ④ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. I_D




Figure 3. On-Resistance vs. V_{GS}




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance







Figure 6. Source-Drain Diode Forward




V_{DS} - Drain - Source Voltage (V)
Figure 7. Capacitance



Qg , Total Gate Charge (nC)
Figure 8. Gate Charge Characteristics



T_A - Ambient Temperature (°C)
Figure 9. Power Dissipation



T_A - Ambient Temperature (°C)
Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JA}$ Transient Thermal Impedance