



Power MOSFETS

DATASHEET

LM40150NAI8A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems


ISO 9001:2015 Certificate

LM40150NAI8A




N-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	N-Channel	Unit
V_{DSS}	40	V
$R_{DS(ON)-Max}$	16	mΩ
I_D	31	A

Feature

- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS Tested

Applications

- Portable Equipment
- Power Management in Notebook Computer

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM40150NAI8A	PDFN3.3*3.3	Tape & Reel	5000 / Tape & Reel	40150 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter		N-Channel	Unit
V_{DSS}	Drain-Source Voltage		40	V
V_{GSS}	Gate-Source Voltage		± 20	
T_J	Maximum Junction Temperature		150	$^{\circ}\text{C}$
T_{STG}	Storage Temperature Range		-55 to 150	$^{\circ}\text{C}$
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_c=25^{\circ}\text{C}$	71	A
I_D	Continuous Drain Current	$T_c=25^{\circ}\text{C}$	31	A
		$T_c=100^{\circ}\text{C}$	20	
P_D	Maximum Power Dissipation	$T_c=25^{\circ}\text{C}$	30	W
		$T_c=100^{\circ}\text{C}$	12	
$I_{AS}^{②}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$	18	A
$E_{AS}^{②}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$	16	mJ

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	4.2	$^{\circ}\text{C/W}$
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	Steady State	60	$^{\circ}\text{C/W}$

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in^2 FR-4 board with 1oz

N-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	40	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =32V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	1.2	1.7	2.1	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =20A	-	12.5	16	mΩ
		V _{GS} =4.5V, I _{DS} =15A	-	16	21	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =10A	-	11	-	S
Dynamic Characteristics ⑤						
R _G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Freq.=1MHz	-	3.4	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =20V, Freq.=1MHz	-	1048	-	pF
C _{oss}	Output Capacitance		-	83	-	
C _{rss}	Reverse Transfer Capacitance		-	64	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V, V _{DS} =20V, Id=1A, RGEN=6Ω	-	5.7	-	nS
tr	Turn-on Rise Time		-	21.2	-	
td(OFF)	Turn-off Delay Time		-	39.8	-	
tf	Turn-off Fall Time		-	19.2	-	
Qg	Total Gate Charge	V _{GS} =4.5V, V _{DS} =20V Id=20A	-	12.6	-	nC
Qg	Total Gate Charge	V _{GS} =10V, V _{DS} =20V, Id=20A	-	25.1	-	
Qgs	Gate-Source Charge		-	1.5	-	
Qgd	Gate-Drain Charge		-	6.8	-	
Source-Drain Characteristics						
VSD ④	Diode Forward Voltage	ISD=10A, VGS=0V	-	0.8	1.1	V
trr	Reverse Recovery Time	IF=10A, VR=20V	-	12.8	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	6.2	-	nC

Note ④ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance