



Power MOSFETS

DATASHEET

LM60104NHQ8A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com




Quality Management Systems

ISO 9001:2015 Certificate

N-Channel Enhancement Mode MOSFET

Pin Description



Product Summary

Symbol	N-Channel	Unit
V_{DSS}	60	V
$R_{DS(ON)-Max}$	10.4	m Ω
I_D	8.9	A

Feature

- Fast switching speed
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and Rg Tested

Applications

- Motor Control
- Load Switching

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM60104NHQ8A	SOP-8	Tape & Reel	3000 / Tape & Reel	60104 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings ($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

Symbol	Parameter		N-Channel	Unit
V _{DSS}	Drain-Source Voltage		60	V
V _{GSS}	Gate-Source Voltage		±20	
T _J	Maximum Junction Temperature		150	°C
T _{STG}	Storage Temperature Range		-55 to 150	°C
I _{DM} ^①	Pulse Drain Current Tested	T _A =25°C	22	A
I _D	Continuous Drain Current	T _A =25°C	8.9	A
		T _A =70°C	7.1	
P _D	Maximum Power Dissipation	T _A =25°C	1.7	W
		T _A =70°C	1.1	
I _{AS} ^②	Avalanche Current, Single pulse	L=0.1mH	22 ^①	A
E _{AS} ^②	Avalanche Energy, Single pulse	L=0.1mH	24	mJ

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JA}^{\textcircled{3}}$	Thermal Resistance-Junction to Ambient	$t \leq 10\text{s}$	30	$^{\circ}\text{C/W}$
		Steady State	75	$^{\circ}\text{C/W}$

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in^2 FR-4 board with 1oz.

N-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	60	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =48V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	2	2.8	4	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =15A	-	8.7	10.4	mΩ
		V _{GS} =6V, I _{DS} =8A	-	12	16	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =7.5A	-	20	-	S
Dynamic Characteristics ⑥						
R _G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Freq.=1MHz	-	2.6	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, Freq.=1MHz	-	2488	-	pF
C _{oss}	Output Capacitance		-	178	-	
C _{rss}	Reverse Transfer Capacitance		-	115	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V, V _{DS} =30V, I _D =1A, R _{GEN} =6Ω	-	17.2	-	nS
t _r	Turn-on Rise Time		-	14	-	
t _{d(OFF)}	Turn-off Delay Time		-	59	-	
t _f	Turn-off Fall Time		-	38	-	
Q _g	Total Gate Charge	V _{GS} =6V, V _{DS} =30V I _D =15A	-	32.1	-	nC
Q _g	Total Gate Charge	V _{GS} =10V, V _{DS} =30V, I _D =15A	-	52.5	-	
Q _{gs}	Gate-Source Charge		-	20	-	
Q _{gd}	Gate-Drain Charge		-	12.2	-	
Source-Drain Characteristics						
V _{SD} ④	Diode Forward Voltage	I _{SD} =7.5A, V _{GS} =0V	-	0.8	1.1	V
t _{rr}	Reverse Recovery Time	I _F =7.5A, V _R =0V	-	26	-	nS
Q _{rr}	Reverse Recovery Charge	dI _F /dt=100A/μs	-	32	-	nC

Note ④ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance






Figure 6. Source-Drain Diode Forward



V_{DS} - Drain - Source Voltage (V)

Figure 7. Capacitance



Q_g , Total Gate Charge (nC)

Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JA}$ Transient Thermal Impedance