



Power MOSFETS

DATASHEET

LM60400DAK8A

Dual N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems


ISO 9001:2015 Certificate

LM60400DAK8A




Dual N-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	Dual N-Channel	Unit
V_{DS}	60	V
$R_{DS(ON)-Max}$	40	m Ω
ID	21.6	A

Feature

- Fast switching speed
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and Rg Tested

Applications

- Switching applications
- Battery Powered System

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM60400DAK8A	PDFN5*6(Dual)	Tape & Reel	5000 / Tape & Reel	60400 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter		Dual N-Channel	Unit
V_{DS}	Drain-Source Voltage		60	V
V_{GS}	Gate-Source Voltage		±20	
T_J	Maximum Junction Temperature		150	°C
T_{STG}	Storage Temperature Range		-55 to 150	°C
I_S	Diode Continuous Forward Current	$T_C=25^{\circ}C$	17	A
$I_{DM}^{①}$	Pulse Drain Current Tested	$T_C=25^{\circ}C$	54	A
I_D	Continuous Drain Current	$T_C=25^{\circ}C$	21.6	A
		$T_C=100^{\circ}C$	13.7	
P_D	Maximum Power Dissipation	$T_C=25^{\circ}C$	18.7	W
		$T_C=100^{\circ}C$	7.5	
I_D	Continuous Drain Current	$T_A=25^{\circ}C$	6.0	A
		$T_A=70^{\circ}C$	4.8	
P_D	Maximum Power Dissipation	$T_A=25^{\circ}C$	1.4	W
		$T_A=70^{\circ}C$	0.9	
$I_{AS}^{②}$	Avalanche Current, Single pulse	L=0.1mH	16	A
		L=0.5mH	9	
$E_{AS}^{②}$	Avalanche Energy, Single pulse	L=0.1mH	12.8	mJ
		L=0.5mH	20.3	

Thermal Characteristics

Symbol	Parameter		Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	6.7	°C/W
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	Steady State	88	°C/W

Note ① : Max. current is limited by junction temperature.

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.

Dual N-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	60	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =48V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	1.2	1.8	2.5	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =10A	-	33	40	mΩ
		V _{GS} =4.5V, I _{DS} =5A	-	37	47	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =10A	-	10	-	S
Dynamic Characteristics ⑤						
R _G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Freq.=1MHz	-	3.8	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, Freq.=1MHz	-	1108	-	pF
C _{oss}	Output Capacitance		-	65	-	
C _{rss}	Reverse Transfer Capacitance		-	44	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V, V _{DS} =30V, Id=1A, RGEN=6Ω	-	6	-	nS
tr	Turn-on Rise Time		-	21	-	
td(OFF)	Turn-off Delay Time		-	44	-	
tf	Turn-off Fall Time		-	20	-	
Qg	Total Gate Charge	V _{GS} =4.5V, V _{DS} =30V Id=10A	-	13	-	nC
Qg	Total Gate Charge	V _{GS} =10V, V _{DS} =30V, Id=10A	-	26	-	
Qgs	Gate-Source Charge		-	3.9	-	
Qgd	Gate-Drain Charge		-	4.8	-	
Source-Drain Characteristics						
VSD ④	Diode Forward Voltage	ISD=1A, VGS=0V	-	0.7	1.1	V
trr	Reverse Recovery Time	IF=4A, VR=0V	-	19.6	-	nS
Qrr	Reverse Recovery Charge	dIF/dt=100A/μs	-	15.1	-	nC

Note ④ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ⑤ : Guaranteed by design, not subject to production testing.

Dual N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. I_D




Figure 3. On-Resistance vs. V_GS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance