



Power MOSFETS

DATASHEET

LM80012NHX8A

N-Channel
Enhancement Mode MOSFET



Leadpower-semi CO., LTD.



sales@leadpower-semi.com



(03) 6577339 FAX : (03) 6577229



www.leadpower-semi.com




Quality Management Systems


ISO 9001:2015 Certificate

N-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	N-Channel	Unit
V_{DS}	80	V
$R_{DS(ON)-Max}$	1.25	mΩ
ID	426	A

Feature

- Surface-mounted package
- Advanced trench cell design
- 100% UIS and Rg Tested

Applications

- Battery Management System
- Machine tool
- High power inverter system

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM80012NHX8A	TOLL	Tape & Reel	2000 / Tape & Reel	80012 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit
V_{DS}	Drain-Source Voltage	80	V
V_{GS}	Gate-Source Voltage	± 20	V
T_J	Maximum Junction Temperature	175	$^{\circ}\text{C}$
T_{STG}	Storage Temperature Range	-55 to 175	$^{\circ}\text{C}$
I_S	Diode Continuous Forward Current	$T_C=25^{\circ}\text{C}$ 113	A
I_{DM}	Pulse Drain Current Tested	$T_C=25^{\circ}\text{C}$ 1066	A
$I_D^{(1)}$	Continuous Drain Current	$T_C=25^{\circ}\text{C}$ 429	A
		$T_C=100^{\circ}\text{C}$ 301	A
P_D	Maximum Power Dissipation	$T_C=25^{\circ}\text{C}$ 375	W
		$T_C=100^{\circ}\text{C}$ 188	W
$I_D^{(2)}$	Continuous Drain Current	$T_A=25^{\circ}\text{C}$ 43	A
		$T_A=70^{\circ}\text{C}$ 36	A
$P_D^{(2)}$	Maximum Power Dissipation	$T_A=25^{\circ}\text{C}$ 3.8	W
		$T_A=70^{\circ}\text{C}$ 2.6	W
$I_{AS}^{(3)}$	Avalanche Current, Single pulse	L=0.1mH 100	A
		L=0.5mH 55	A
$E_{AS}^{(3)}$	Avalanche Energy, Single pulse	L=0.1mH 500	mJ
		L=0.5mH 756	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State 0.4	$^{\circ}\text{C/W}$
$R_{\theta JA}^{(2)}$	Thermal Resistance-Junction to Ambient	Steady State 40	$^{\circ}\text{C/W}$

Note ① : Max. current is limited by max. junction temperature.

Note ② : Surface Mounted on 1in² FR-4 board with 1oz

Note ③ : UIS tested and pulse width are limited by maximum junction temperature 175 $^{\circ}\text{C}$

N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	80	-	-	V
I _{DSS}	Drain Leakage Current	V _{DS} =64V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	2	-	4	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ®	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =30A	-	1.0	1.25	mΩ
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =50A	-	87	-	S
Dynamic Characteristics ®						
R _G	Gate Resistance	V _{GS} =0V,V _{DS} =0V, Freq.=1MHz	-	0.7	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =40V, Freq.=1MHz	-	12230	-	pF
C _{oss}	Output Capacitance		-	3370	-	
C _{rss}	Reverse Transfer Capacitance		-	29	-	
td(ON)	Turn-on Delay Time	V _{GEN} =10V,V _{DS} =40V, I _{DS} =1A,R _{GEN} =1Ω	-	44	-	nS
tr	Turn-on Rise Time		-	27	-	
td(OFF)	Turn-off Delay Time		-	137	-	
tf	Turn-off Fall Time		-	13	-	
Qg	Total Gate Charge	V _{GS} =10V,V _{DS} =40V, I _D =30A	-	197	-	nC
Qgs	Gate-Source Charge		-	61	-	
Qgd	Gate-Drain Charge		-	47	-	
Source-Drain Characteristics						
VSD®	Diode Forward Voltage	ISD=30A, VGS=0V	-	0.75	1.1	V
trr	Reverse Recovery Time	IDS=15A, VGS=0V	-	27	-	nS
Qrr	Reverse Recovery Charge		dISD/dt=100A/μs	-	34	-

Note ⁽⁴⁾ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⁽⁵⁾ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance










Figure 6. Source-Drain Diode Forward






Figure 13. $R_{\theta JC}$ Transient Thermal Impedance