



Power MOSFETS

DATASHEET

LM30006NAM8A

N-Channel
Enhancement Mode MOSFET



Leadpower-semi CO., LTD.



sales@leadpower-semi.com



(03) 6577339 FAX : (03) 6577229



www.leadpower-semi.com




Quality Management Systems


ISO 9001:2015 Certificate

N-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	N-Channel	Unit
V_{DS}	30	V
$R_{DS(ON)-Max}$	0.56	m Ω
ID	400	A

Feature

- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and Rg Tested

Applications

- Power Load Switch
- Oring FETs

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30006NAM8A	LFPAK56	Tape & Reel	4000 / Tape & Reel	30006 □□□□□□

Note: □□□□□□ = Lot code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	±20	V
T_J	Maximum Junction Temperature	175	°C
T_{STG}	Storage Temperature Range	-55 to 175	°C
I_S	Diode Continuous Forward Current	$T_C=25^\circ\text{C}$ 70	A
$I_{DM}^{(1)}$	Pulse Drain Current Tested	$T_C=25^\circ\text{C}$ 1058	A
I_D	Continuous Drain Current	$T_C=25^\circ\text{C}$ 400 $T_C=100^\circ\text{C}$ 300	A
P_D	Maximum Power Dissipation	$T_C=25^\circ\text{C}$ 167 $T_C=100^\circ\text{C}$ 83	W
$I_D^{(2)}$	Continuous Drain Current	$T_A=25^\circ\text{C}$ 60 $T_A=70^\circ\text{C}$ 50	A
$P_D^{(2)}$	Maximum Power Dissipation	$T_A=25^\circ\text{C}$ 3.3 $T_A=70^\circ\text{C}$ 2.3	W
$I_{AS}^{(3)}$	Avalanche Current, Single pulse	$L=0.1\text{mH}$ 63	A
$E_{AS}^{(3)}$	Avalanche Energy, Single pulse	$L=0.1\text{mH}$ 198	mJ
$I_{AS}^{(3)}$	Avalanche Current, Single pulse	$L=0.5\text{mH}$ 40	A
$E_{AS}^{(3)}$	Avalanche Energy, Single pulse	$L=0.5\text{mH}$ 397	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State 0.9	°C/W
$R_{\theta JA}^{(2)}$	Thermal Resistance-Junction to Ambient	Steady State 45	°C/W

Note ① : Max. current is limited by junction temperature.

Note ② : Surface Mounted on 1in² FR-4 board with 1oz.

Note ③ : UIS tested and pulse width are limited by maximum junction temperature 175°C.

N-Channel Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0V	-	-	1	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	1	1.5	2	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)} ④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =20A	-	0.47	0.57	mΩ
		V _{GS} =4.5V, I _{DS} =15A	-	0.8	1.05	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =10A	-	2.6	-	S
Dynamic Characteristics ⑥						
R _G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Freq.=1MHz	-	0.6	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, Freq.=1MHz	-	7406	-	pF
C _{oss}	Output Capacitance		-	5106	-	
C _{rss}	Reverse Transfer Capacitance		-	106	-	
td(ON)	Turn-on Delay Time	V _{GS} =10V, V _{DS} =15V, I _D =1A, R _{GEN} =1Ω	-	19	-	nS
t _r	Turn-on Rise Time		-	11	-	
t _{d(OFF)}	Turn-off Delay Time		-	55	-	
t _f	Turn-off Fall Time		-	102	-	
Q _g	Total Gate Charge	V _{GS} =4.5V, V _{DS} =15V I _D =20A	-	48	-	nC
Q _g	Total Gate Charge	V _{GS} =10V, V _{DS} =15V, I _D =20A	-	100	-	
Q _{gs}	Gate-Source Charge		-	24	-	
Q _{gd}	Gate-Drain Charge		-	11	-	
Source-Drain Characteristics						
V _{SD} ④	Diode Forward Voltage	I _{SD} =10A, V _{GS} =0V	-	0.7	1.1	V
t _{rr}	Reverse Recovery Time	I _F =10A, V _R =15V	-	72	-	nS
Q _{rr}	Reverse Recovery Charge	dI _F /dt=100A/μs	-	105	-	nC

Note ④ : Pulse test (pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. I_D




Figure 3. On-Resistance vs. V_{GS}




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance






Figure 6. Source-Drain Diode Forward




V_{DS} - Drain - Source Voltage (V)

Figure 7. Capacitance




Q_g , Total Gate Charge (nC)

Figure 8. Gate Charge Characteristics




T_c -Case Temperature ($^{\circ}\text{C}$)

Figure 9. Power Dissipation




T_c -Case Temperature ($^{\circ}\text{C}$)

Figure 10. Drain Current



V_{DS} - Drain-Source Voltage (V)

Figure 11. Safe Operating Area



V_{GS} - Gate - Source Voltage (V)

Figure 12. Transfer Characteristics




Figure 13. $R_{\theta JC}$ Transient Thermal Impedance